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ABSTRACT 
Two-terminal memories such as Resistive Random Access Memories (RRAMs) and 
Phase Change Memories (PCMs) are attractive as next generation non-volatile memories due to 
their low voltage operation and fast switching speed. However, lithographically defined 
electrodes are difficult to pattern at sub-10 nm dimensions thus limiting the memory density. 
Carbon nanotubes (CNTs) have been suggested as future materials for nanoscale electrodes and 
heaters due to their exceptional electrical and thermal properties along with their nanometer 
dimensions. Integrating CNTs into two-terminal memories are suitable for making smaller, faster, 
denser, and lower power memories. In addition, vertical cross-point CNT electrodes have the 
advantages of extremely small bit sizes and precise control of the switching materials thickness, 
and these elements are important for obtaining high performance memory devices.  
In Chapter 1, we present Chemical Vapor Deposition (CVD) method to grow CNTs on 
single crystal quartz substrate, discuss different techniques to transfer CNTs from single crystal 
quartz substrate to amorphous SiO2 (a-SiO2) substrate, and describe Raman spectroscopy for 
CNT characterization. In Chapter 2, we develop strategies to achieve a large number of 
individually electrically addressable CNTs, where majority of these CNTs are semiconducting 
CNTs. We also demonstrate a new fabrication approach that utilizes Joule heating to create 
nanotrenches and Cu as an etch mask to improve the yields of individually addressable metallic 
CNTs, which is more difficult to achieve than semiconducting CNTs using currently available 
method of electrical breakdown. 
In Chapter 3, we study heat dissipation in electrically biased individual CNTs on single 
crystal quartz and a-SiO2 with temperature profiles obtained by spatially resolved Raman 
spectroscopy. Despite the differences in phonon velocities, thermal conductivity, and van der 
 iii 
Waals interactions with CNTs, on average, heat dissipation into single crystal quartz and a-SiO2 
is found to be similar. Large temperature gradients and local hot spots often observed underscore 
the complexity of CNT temperature profiles and may be accountable for the similarities observed. 
In Chapter 4, we examine AlOx Resistive Random Access Memories (RRAMs) using CNT 
crossbar electrodes. Both metallic and semiconducting CNTs effectively switch AlOx bits. The 
low-resistance state scales linearly with CNT series resistance down to ~10 MΩ, at which point 
the ON-state resistance of the AlOx bit becomes the limiting factor. We demonstrate ON/OFF 
ratios up to 5×105 and programming currents of 1 to 100 nA with few-Volt set/reset voltages. 
In Chapter 5, we describe how different oxides affect the doping level in the 
semiconducting CNTs. With the favorable Fermi level position offset between the CNT and the 
SnOx, we can achieve more p-doped semiconducting CNTs upon SnOx deposition, leading to a 
higher electrical conductivity suitable for memory electrodes. In Chapter 6, we measure 
Ge2Sb2Te5 (GST) Phase Change Memory (PCM) devices using CNT crossbar electrodes. With a 
possible metallic-metallic junction in the CNT crossbar PCM, remarkably low set/reset currents 
less than 1 µA and large ON/OFF ratios close to 10000 are demonstrated. However, we can’t 
obtain reproducible results where PCM devices show multiple switching cycles due to the 
difficulty of resetting devices. We believe that crystalline halo is created during reset with our 
device geometry which makes a non-reversible conduction pathway between the top and the 
bottom CNTs. Forming an extremely thin GST nanowire before making the crossbar may solve 
this problem. In Chapter 7, we conclude our work with summary and discussion of future 
directions. 
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CHAPTER 1 
 
INTRODUCTION 
 
1.1 Motivation 
Carbon nanotubes (CNTs) have received tremendous attention in science and technology 
ever since they have been reported by Iijima. 1  There has been significant progress on 
understanding fundamental properties and exploring advanced applications of CNTs. Due to 
nearly ballistic transport,2 ,3  strong sp2 bonding,4  large optical phonon energies,5  and a high 
resistance to electromigration,6 CNTs have high electrical (~1000 to 10000 cm2/Vs)7 and thermal 
conductivities (~3500 W/mK).8,9 In addition, CNTs can be either metallic or semiconducting,4 
making them attractive for applications such as high performance field effect transistors (FETs), 
interconnects, and nanoscale heaters.10,11 However, there are four key fundamental problems that 
limit CNT device performance: a) problems with alignment, b) CNT densities, c) chirality 
control and d) sensitivity of electronic (and various other) characteristics due to small variations 
in the surrounding (e.g., substrate charging). Fortunately, some of these problems have been 
addressed in recent years. 
Advances in aligned growth, especially the near perfect horizontal alignment on single 
crystal quartz substrates,12 facilitate incorporation of CNTs into devices with planar architectures. 
Aligned CNTs eliminate CNT-CNT junctions, which add junction resistance that degrade device 
performance. However, local CNT density (number of CNTs per unit length) variation and 
chirality control remain significant challenges due to differences in size13/composition14 and 
location13 of the metal catalyst as well as the growth conditions. Possible solutions such as 
alternating current dielectrophoresis15,16 and density gradient centrifugation17 can help control 
CNT densities and separate metallic and semiconducting CNTs respectively. However, these 
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methods have limitations such as shorter CNTs and misalignment thereby making these methods 
less appealing. Semiconducting CNTs are needed to fabricate high performance CNTFETs and 
thus a significant effort has been made to remove metallic CNTs from the bulk CNT population. 
These methods include electrical breakdown of the metallic CNTs18 or nanotrench formation via 
metallic CNTs Joule heating19 followed by reactive ion etching (RIE) of metallic CNTs for their 
removal. However, there is a lack of equivalent means for obtaining metallic CNTs on the quartz 
substrate for CNT electrodes and interconnects. Forming nanotrenches with metallic CNTs Joule 
heating19 may be time consuming due to necessity of electrical contacts and difficult to perform 
on multiple devices simultaneously. However, the nanotrench approach gives the most 
convincing results with respect to device electrical characteristics before and after CNT removal. 
Even if we were able to select all semiconducting or all metallic CNTs (or all exactly the 
same chrality), there would be variations in characteristics due to sensitivity to minute changes in 
the surrounding environment. Therefore, it is important to understand the interaction between the 
CNT and the surrounding with experiments such as heat dissipation on different substrates or 
change in CNT doping levels under different local environments. With capability of obtaining 
high yield of metallic CNTs and developing robust means of doping semiconducting CNTs, 
aligned CNTs become a great choice of electrode materials for two-terminal memories such as 
Resistive Random Access Memories (RRAMs)20 and Phase Change Memories (PCMs)11,19,21,22 
due to CNTs’ excellent transport properties and nanometer dimensions. 
In order to obtain ultra high density memory cells, vertical crossbar structures with 
individually contacted CNT electrodes may be one of the best options. We present a simple 
technique to control the number of CNT connections in the channel. Using single-connection 
devices, we study electrical and thermal properties of semiconducting and metallic CNTs. In 
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addition, multiple-connection devices are used to obtain higher number of metallic-like character, 
and large number of multiple-connection devices containing metallic CNTs can help achieving 
single- connection metallic CNT devices using a new Cu mask process. A multiple transfer 
process is also demonstrated to make CNT crossbar structures. With the understanding of CNT 
electrical and thermal properties, crossbar CNT-memory structures are developed to obtain low 
switching power and high ON/OFF ratio RRAMs and PCMs. In order to fabricate efficient CNT 
electrodes and heaters, CNTs need to maintain high conductivity, especially semiconducting 
CNTs, without an applied gate voltage. Therefore, we also explore possible doping materials to 
achieve highly doped semiconducting CNTs. 
1.2 Carbon Nanotutbes Growth 
CNTs are typically grown by three methods: arc discharge, 23  laser ablation, 24  and 
chemical vapor deposition (CVD).25 Among these methods, CVD is the most popular method 
because CNTs can be directly grown on substrates. In addition, CVD grown CNTs can be easily 
placed at designated locations via catalyst patterning. 26  Furthermore, recent progress in the 
growth of aligned CNTs on single crystal quartz substrate leads to fabrication of high 
performance CNT array devices without CNT-CNT junctions.12 For our experiments, CNTs 
were grown using ferritin (Sigma Aldrich, type I: from horse spleen) as the catalyst on ST-cut 
single crystal quartz substrate (Hoffman Materials), and the CNT density can be controlled by 
the ferritin concentration. Ferritin diluted by 2000 times with deionized (DI) water was typically 
used to grow CNT arrays with an average CNT density and length of 0.5 tubes/µm and 50 µm 
respectively. Single crystal quartz substrate must be annealed at 900 °C for at least 8 hours 
(heating/cooling rate at 4 °C/min) prior to any processing. Ferritin was spin-coated onto 
patterned single crystal quartz substrate at 1500 rpm for 1 minute after allowing the catalyst 
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solution to stand on the substrate for 1 minute. To start CNT growth, ferritin was first calcined in 
air at 800 °C for 10 minutes. The substrate was then heated to the growth temperature of 900 °C 
under the flow of 150 standard cubic centimeters per minute (sccm) each of H2 (99.999 % purity) 
and Ar (99.999 % purity). Once the growth temperature was reached, CNTs were grown by 
flowing 150 sccm of H2 and 300 sccm of CH4 (99.97 % purity) for 30 minutes. Samples were 
cooled under 150 sccm each of H2 and Ar until 700 °C at which point the H2 flow was 
terminated, leaving 150 sccm Ar to cool the substrate down to room temperature. An example of 
CNTs grown on a quartz substrate is shown in Figure 1.1, where the CNT alignment seen in 
Figure 1.1 is due to strong van der Waals force between the quartz substrate and the CNT.27 
 
Figure 1.1. CVD grown CNTs on single crystal quartz substrate. 
1.3 Transferring Aligned CNTs to Arbitrary Substrates 
Although nearly perfectly aligned CNTs can be grown on single crystal quartz 
substrates,12 certain applications may require layouts of CNTs that are more complex than simple 
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aligned arrays, or quartz substrate may not be the best option to build devices on. For example, in 
order to fabricate CNTFETs, we need to have a gate electrode and a dielectric layer. However, 
for CNTs grown on quartz substrates, a top gate is the only option for making CNTFETs, which 
requires multiple photolithography and dielectric/metal deposition steps. A simpler process 
would be putting down CNTs on SiO2/Si substrate and using Si as the back-gate. In addition, to 
make the CNT crossbar device structure, we need to put down a second layer of CNTs 
perpendicular to the first layer of CNTs. To do this we utilize two transfer methods using a 
polymer as a transfer medium. The first method requires polyimide (PI, Supelco polyimide 
sealing resin, Sigma-Aldrich) and Au. 50 nm of Au was deposited onto the donor substrate at a 
rate of ~1 Å/s by electron beam evaporation. As received PI was spin-coated onto the substrate at 
3000 rpm for 1 minute, and subsequently heated at 80 °C on a hot plate for 2 minutes and 30 
seconds. The PI was used to pick up the Au with CNTs from the donor substrate and transferred 
onto the acceptor substrate by gently peeling PI off the substrate with a tweezer.28 However, the 
whole process was time consuming due to metal evaporation and removal of PI using reactive 
ion etching (RIE, 200 mTorr, 20 sccm O2, 5 sccm CF4, 150 W, 35 minutes), and metal etching of 
the Au (Transene, GE-8110). These steps also left residue on the surface that was difficult to 
remove completely. Therefore, a different transfer method was studied.  
Second method utilized polyvinyl alcohol (PVA) as transfer medium. 10 wt% PVA was 
prepared by dissolving PVA powder (Sigma Aldrich, 31000-50000 MW, 87-89% hydrolyzed) in 
DI water under constant stirring at 80 °C on a hot plate for 24 hours. For CNT transfer, PVA was 
coated on the donor substrate and allowed to stand for 5 minutes before it was baked at 60 °C on 
a hot plate for 10 minutes. To pick up PVA from the donor substrate, thermal release tape 
(REVALPHA, 90 °C, 4.8 N/20mm adhesive strength) was placed on top of the PVA and pressed 
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down using a cotton swab to ensure good adhesion between the tape and the PVA. The tape was 
then quickly peeled off the donor substrate and transferred to the acceptor substrate. To release 
the tape from the PVA, the substrate was placed on the 110 °C heating hot plate until the tape 
completely lost its adhesion. The PVA was dissolved by coating the substrate with 60 °C water 
droplet for 10 minutes and blow before putting the substrate in 60 °C water bath for 10 minutes. 
The first 10 minutes of gently dissolved PVA in the water droplet was used to prevent the 
possibility of CNT misalignment. Remaining PVA residue can be removed with 400 °C 
annealing under the flow of 500 sccm each of Ar and H2 for 1 hour, leaving behind a clean 
substrate with CNTs on top. An example of transferred CNTs on SiO2/Si substrate is shown in 
Figure 1.2. Comparing to Figure 1.1, the CNTs transferred using PVA as the transfer medium 
maintain good alignment and their length. For crossbar applications, a second layer of CNTs is 
transferred perpendicular to the first layer, as shown in Figure 1.3. The second layer of CNTs 
has nice alignment even though the surface roughness increases due to the first layer of CNTs on 
the substrate. Figure 1.4 shows the schematic of PI and PVA transfer procedures. 
 
Figure 1.2. Transferred CNTs on SiO2/Si substrate. 
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10µm
 
Figure 1.3. Crossbar CNT structure by transferring the second layer of CNTs perpendicular to 
the first layer of CNTs. 
 
Grow aligned 
CNTs on quartz
Deposit Au
Spin coat 
polyimide (PI)
Transfer to arbitrary 
substrate and 
remove PI by RIE
Remove Au 
by gold 
etchant
Deposit 
PVA
Thermal tape 
transfer
Dissolve PVA 
with water
a
b
 
Figure 1.4. Schematics of the transfer process using (a) PI and (b) PVA as transfer mediums. 
1.4 Raman Spectroscopy of Carbon Nanotube 
 Raman spectroscopy is one of the most important methods to characterize CNTs and its 
results are used throughout this dissertation. Raman spectroscopy doesn’t require any special 
sample preparation procedures and it is nondestructive. Important CNT information such as 
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chirality, electron-phonon coupling,29 doping,30,31 temperature,32 strain,33,34 and defect densities35 
can be obtained using Raman spectroscopy. For CNT characterization, there are three Raman 
features that are most important. The first one is a first order Raman scattering mode known as 
radial breathing mode (RBM). RBM is a unique feature to the CNT because it represents lattice 
vibration along the radial direction.4 By knowing the RBM peak and the laser excitation energy, 
the chirality of the CNT can be determined following Ref. 36 and 37. 
The second feature is the first order Raman scattering mode, a tangential mode referred to 
as the G-band.4 In graphene, there is only one peak in the G-band spectrum because all 
vibrational modes are energy degenerate,38 as shown in Figure 1.5a. However, when graphene is 
rolled into a CNT, the symmetry is broken, which leads to peak splitting in the G-band39 shown 
in Figure 1.5b. In CNTs, it is possible to observe two, four or six G-band peaks depending on the 
polarization scattering geometry and resonance condition.40 When two peaks are in the G-band 
spectra, we label the higher energy peak as G+ and lower energy peak as G-.4,39 In s-CNT, the G+ 
peak originates from the longitudinal optical phonon (LO) while the G- peak results from 
transverse optical phonon (TO).4 In m-CNT, the reverse is true.29 
1500 1550 1600 1650 1700
 
 
 
 
Raman Shift (cm
-1
)
In
te
n
s
it
y
 (
a
.u
.)
1500 1550 1600 1650 1700
 
 
 
 
G
-
G
+
Raman Shift (cm
-1
)
In
te
n
s
it
y
 (
a
.u
.)
a b
 
Figure 1.5. Raman G-band spectra of the (a) graphene and the (b) CNT. 
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The G-band is very sensitive to doping changes. The change in the G-band spectra is 
especially interesting in metallic CNT due to the Kohn anomaly.29 When the Fermi level 
approaches the Dirac point, we start to observe a downshift in peak position and broadening in 
linewidth, especially for the lower energy G- peak. This unusual broadening leads to a Breit-
Wigner-Fano lineshape,4 which is a unique feature for metallic CNTs. The line broadening and 
frequency downshift (softening) occurs due to resonant coupling of G-band phonons with single 
particle excitations of free carriers. Similar effect occurs in semiconducting CNTs but the effect 
is small because it is a non-resonance excitation of the carriers (i.e., virtual e-h pair) due to the 
presence of a band gap larger than the phonon energy.30 An example of the metallic CNT Raman 
spectra with different doping levels is shown in Figure 1.6.  
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Figure 1.6. Raman G-band spectra of the m-CNT when (a) Fermi level is away from Dirac point 
and (b) Fermi level is right at Dirac point.29 
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 The third feature is the second order Raman scattering mode known as D-band, which 
involves a one-phonon and one-elastic scattering event.4 We typically observe D-band peak 
when there are defects in the CNT, and these defects can affect electrical and thermal properties 
by reducing carrier mobilities41 and creating local hot spots.42 We evaluate how defective the 
CNT is by analyzing D to G ratio, where larger ratio suggests CNT is more defective.35 
There is a fourth feature called 2D-band, which is a second order Raman scattering 
involving two-phonon scattering events.4 2D-band is not as commonly used in CNT 
characterization due to the small intensity observed. However, 2D-band is an important feature 
in graphene characterization because it can be used to distinguish number of layers. In exfoliated 
graphene, the shape of the 2D-band peak is different with different number of layers.43 For CVD 
graphene, the 2D to G ratio is used to determine number of layers.44 
1.5 Outline of the Dissertation 
 In order to understand how appealing aspects of properties of CNTs might improve the 
performance of memory applications, this dissertation is organized as follows. Chapter 2 focuses 
on controlling the density of the CNTs to fabricate single m-CNT based devices. Chapter 3 
studies temperature profile of semiconducting and metallic CNTs using simultaneous electrical 
and Raman measurements in order to understand how CNT and substrate interactions affect the 
temperature profile. Chapter 4 examines the characteristics of RRAM devices using different 
numbers of metallic and semiconducting CNT crossbar electrodes. Chapter 5 explores doping of 
the semiconducting CNTs in order for them to remain highly conductive without applying gate 
voltages. Chapter 6 describes the performance and challenges of the PCM device with CNT 
crossbar electrodes. Finally chapter 7 concludes with suggestions for future research directions. 
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CHAPTER 2 
FABRICATION OF SINGLE METALLIC CARBON NANOTUBE DEVICES VIA SELF-
ALIGNED Cu MASK 
 
2.1 Introduction 
Carbon nanotubes (CNTs) have been suggested as high performance electronic materials 
due to their high carrying capacities and carrier mobilities.1-6 The unique property of being either 
semiconducting or metallic 7  makes CNTs attractive as field effect transistors (FETs) and 
interconnects. 8  However, bundling, CNT-CNT junctions, and spatial non-uniformities in 
multiple connection devices often lead to complications not only in data analysis and modeling 
characteristics but also in developing reproducible systems.9 - 11  Therefore, fabricating single 
connection CNT devices becomes important for studying fundamental properties and device-to-
device variations. Proof of concept devices such as field effect transistors,12,13 logic circuits,14,15 
and sensors16 have already been made on individual CNT. In addition, recent progress in the 
growth of nearly perfectly aligned CNTs on quartz substrates17 has been implemented for studies 
of electronic properties of CNTs in single connection and  multiple connection devices by 
eliminating CNT-CNT junctions. However, fabricating devices with an exact number of CNTs in 
the channel is still challenging. Precise control on number of CNTs in the channel is important 
for studying fundamental electronic properties and obtaining ultra-high performance electronic 
devices.  
CVD grown CNTs typically contain ~1/3 of metallic CNTs and ~2/3 of semiconducting 
CNTs.18 As density of CNTs in the channel increases, the probability of obtaining devices with 
metallic behavior drastically goes up. Having metallic CNTs in the devices are problematic for 
achieving high performance CNTFETs. Therefore, many efforts have been put down on 
eliminating metallic CNTs in the channel.19-21 However, for applications using CNT as electrode 
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materials, it is important to have metallic CNTs, especially individually addressable metallic 
CNTs (e.g., for low power, high density memory cells). In this work, we present a simple method 
of controlling the number of CNTs in the channel by controlling the width of an isolation pattern. 
Using a high density of CNTs in the channel, we demonstrate a new method of obtaining 
individually electrically addressable metallic CNTs by a fabrication route based on Joule heating. 
Joule heating of the metallic CNT causes sublimation of the surrounding polymer film and 
creates a nanotrench around the CNT.22 Deposition of Cu in the trench to protect the CNT allows 
removal of all other CNT by reactive ion etching (RIE). This technique produces a large number 
of individually contacted metallic CNT devices that are suitable for CNT electrical and thermal 
studies as well as nanoscale electrodes for memory applications. 
2.2 Experimental Methods 
Horizontally aligned CNTs were grown by chemical vapor deposition on ST-cut quartz 
(Hoffman Materials) using ferritin (Sigma-Aldrich) as catalyst and CH4 as carbon source 
following the growth condition described in section 1.2. Aligned CNTs grown on quartz were 
transferred via PVA process (section 1.3) onto SiO2 (300 nm) / Si substrates in order to 
characterize the electrical properties of the arrays with the Si back-gate. Lithographically 
patterned metal pads (2 nm Ti and 25 nm Pd, deposition rate of 0.5 Å/s and 1 Å/s respectively) 
were deposited by electron beam evaporation to define 6 µm long CNT electrodes. CNTs outside 
this region were etched by O2 plasma (200 mTorr, 19.6 standard cubic centimeters per minute 
(sccm) O2, 100 W, 35 seconds) to isolate devices with different widths of isolation patterns. 
Devices were subsequently annealed at 400 °C under the flow of 500 sccm each of Ar and H2 for 
1 hour to ensure good contact between the metal pads and the CNTs.23 To form nanotrenches, 
~50 nm of polymethyl methacrylate (PMMA, 495 A2 from MicroChem) was spin-cast onto the 
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devices at 4500 rpm for 1 minute. Devices were then baked at 200 °C on a hot plate for 90 
seconds after spin coating. Subsequent Joule heating of the CNTs was carried out in vacuum 
(4×10-5 Torr) with substrate temperature of 90 °C and DC voltages less than 50 V using Keithley 
4200 Semiconductor Characterization System.22 10 nm of Cu was then deposited by electron 
beam evaporation with 0.5 Å/s deposition rate. Lift-off was performed by placing the sample in a 
60 °C acetone bath for at least 12 hours, which led to Cu nanowires surrounding the metallic 
CNTs. O2 plasma (10 mTorr, 1 sccm O2, 25 W, 20 seconds) was used to remove all CNTs not 
covered by Cu, and then the Cu nanowire was etched away using 0.1 M ammonium persulfate 
for 1 minute.24 Another lithographically defined electrode with 50 nm Pd (1 Å/s) was deposited 
by electron beam evaporation to contact the remaining CNTs leading to a smaller channel length 
(3 µm). With 49 devices measured, 15 devices have one CNT, 5 devices have two CNTs, 3 
devices have three CNTs, and 26 devices have more than three CNTs. However, most of the 
multiple connection devices resulted from bad Cu lift-off rather than multiple nanotrenches 
formation after Joule heating. All current vs voltage (I-V) characteristics were measured in air 
with an Agilent 4156C Semiconductor Analyzer by sweeping the gate voltage (Vg) between -15 
V to 15 V while applying a constant source-drain voltage (Vd) of 50 mV. Typical I-V 
characteristics of semiconducting and metallic CNTs are shown in Figure 2.1a and Figure 2.1b, 
respectively. In addition, schematics of single metallic CNT device fabrication steps are shown 
in Figure 2.2. 
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Figure 2.1. Measured drain current (Id) vs gate voltage (Vg) characteristics (Vd = 50 mV) of (a) 
semiconducting CNT (depleting) and (b) metallic CNT (non-depleting). 
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Figure 2.2. Schematics of Cu mask process. (a) As fabricated CNT device (b) CNT device 
coated with ~50 nm PMMA after Joule heating. (c) After Cu evaporation to cover the device and 
fill the nanotrench. (d) Cu nanowire mask obtained after PMMA lift-off. (e) After an RIE 
process to remove unwanted CNTs. (f) Deposition of the second Pd electrodes to contact the 
remaining CNT. 
 
2.3 Results and Discussion 
Figure 2.3 shows the probability of getting a certain number of connections under 
different isolation pattern widths with an average CNT density ~0.5 tubes/µm. With isolation 
widths of 2 µm, 6 µm, and 10 µm, we obtain a higher percentage of 1-connection, 3-connection, 
and 5-connection devices respectively. In addition, the percentage of having 0 connections 
drastically decreases, indicating that we have more functional devices on a chip when we use a 
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wider isolation pattern. In order to explain the probability distribution in our data, a simple 
Monte Carlo modeling is applied and data is fitted to a Poisson distribution. The Monte Carlo 
model assumes the nearest possible distance between two CNTs to be 10 nm, which is in 
agreement with current observations,25 and every part of the bulk catalyst is equally active. 
Therefore the probability of getting N CNTs in the channel of isolation pattern width of w on a 
substrate which has n tubes per unit length is
( )
!N
wne
Nwn ⋅⋅⋅−
. The fit is plotted as black symbol in 
Figure 2.3, and it is in good agreement with the data distributions. 
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Figure 2.3. Percentage of observed number of CNT connections per channel with (a) 2 µm, (b) 6 
µm, and (c) 10 µm wide isolation strips. Filled squares, circles, and triangles correspond to fits 
using Poisson distribution 
( )
!N
wne
Nwn ⋅⋅⋅−
, where n is the average CNT density, w is the width of 
the isolation strip, and N is the number of connections in the channel. The number of connections 
in the channel is determined from SEM images. A low average CNT density was grown to 
eliminate bundling, hence minimizing the uncertainty of connections as determined from SEM 
images. 
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. However some control on number of connections in each channel facilitates the analysis 
of number dependent electrical characteristics of CNT devices. Figure 2.4 shows minimum 
current (IMIN) vs maximum current (IMAX) from transfer characteristics of 163 devices with the 
indicated number of CNTs spanning the channel. For simplicity, we define metallic behavior as 
CNT devices that exhibit IMAX/IMIN < 100 and  IMIN > 100 pA at Vd = 50 mV within the gate 
voltage range of -15 V to 15 V. This data predicts more metallic-behavior as the number of 
CNTs in the channel increases. 
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Figure 2.4. IMIN vs IMAX for (a) single-connection, (b) three-connection, and (c) five-connection 
CNT FETs. The blue line corresponds to IMAX/IMIN  = 100 and  IMIN  = 100 pA at Vd = 50 mV 
within gate voltage range of -15 V to 15 V. Data points above the blue line represent metallic 
CNTs (red open circles) and data points below the blue line represent semiconducting CNTs 
(black open squares). 
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In certain applications, having a larger number of CNTs electrically contacted together 
where overall metallic character is predominant may be more appealing. However, to achieve 
higher density memory cells, it is most desirable to have individually addressable metallic CNTs. 
Electrical breakdown, when carefully performed, can reduce the number of CNTs spanning a 
pair of electrodes down to one. However, this approach has the drawback of selecting the least 
conductive CNT, which is undesirable as metallic CNTs cannot be salvaged and the resulting 
electrically connected CNTs often tend to be of the poorest performance.26 In order to preserve 
the most conductive metallic CNT in a multiple-connection device while removing other 
unwanted CNTs, we first create a nanotrench by subliming 50 nm PMMA via CNT Joule 
heating.22 The voltage is always less than 50 V to prevent electrical breakdown of the CNTs. 
Since the most conductive metallic CNT always form trench first due to the largest degree of 
Joule heating, Cu will only deposit on the metallic CNT. This well known property leads to an 
excellent semiconductor/metal selectivity. For 6 µm channel length devices, we have observed 
that semiconducting CNTs never form nanotrenches around them because they do not supply 
enough power to sublime the PMMA at this length scale. After the formation of nanotrenches 
around the metallic CNTs, 10 nm of Cu is deposited. Any deposition thickness more than 10 nm 
may form continuous film along the step edges of the PMMA trenches. When we do lift-off 
process, the whole Cu film is removed, leaving no Cu deposited on the substrate. Thus we are 
limited to Cu layers less than or equal to 10 nm. Thicker PMMA may be used to increase the 
thickness of the metallization, but metallic CNTs cannot supply enough power to form 
nanotrenches for 6 µm channel length devices when the PMMA is thicker than 50 nm. Following 
lift-off, Cu nanowires surrounding the metallic CNTs, as shown in Figure 2.5a, are formed. 
Unwanted CNTs are then removed by O2 plasma and Cu is subsequently etched away using 0.1 
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M ammonium persulfate for 1 minute24 to obtain single m-CNT device (Figure 2.5b). Due to the 
highly reactive nature of the O2 plasma, we optimize our RIE process where CNTs on the surface 
are removed while the Cu encapsulated CNT remained unharmed. However, none of the 
resulting metallic CNTs are electrically connected to the contact pads after the O2 plasma step. 
This result may be expected because the CNT temperature drastically decreases near the metal 
electrode as shown by temperature profile along the length of the CNT during Joule heating 
experiment.23,27 Therefore, Cu will not deposit near the contact since PMMA isn’t sublimed near 
the contacts. To circumvent this problem, a second set of metal electrodes with a smaller channel 
length is deposited in order to contact the remaining CNTs (Figure 2.5c). In the cases we have 
measured, missing Cu deposition occurs only near the contacts and we are able to recover 
electrical connections to all metallic CNTs prepared in this manner.  
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Figure 2.5. AFM images of (a) Cu mask deposition after PMMA lift-off. (b) Single metallic 
CNT device after RIE process. (c) Second Pd deposition to contact the CNT. 
 
If we compare a single metallic CNT device before and after the Cu mask process, we can see 
that as the channel length decreases by a factor of 2, both IMAX and IMIN increase by about factor 
of 2 (Figure 2.6), indicating that our process does not cause any significant damage to the CNTs 
device. Furthermore, by comparing IMIN vs IMAX between single connection devices obtained 
from the Cu mask process and as fabricated, we can see that Cu mask process produces mostly 
higher conductivity CNTs, as shown in Figure 2.7.  
 25 
-15 -10 -5 0 5 10 15
50
100
150
200
250
 
 
I d
 (
n
A
)
V
g
 (V)
-15 -10 -5 0 5 10 15
100
200
300
400
500
 
 
I d
 (
n
A
)
V
g
 (V)
a
b
 
Figure 2.6. Measured drain current (Id) vs gate voltage (Vg) characteristics of a single tube 
device (Vd = 50 mV) (a) with 6 µm channel length before full Cu mask process (b) with 3 µm 
channel length after full Cu mask process.  
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Figure 2.7. IMIN vs IMAX for single metallic CNT devices (Vd = 50 mV). Red open circles and red 
filled circles correspond to as grown metallic CNTs and metallic CNTs obtained from Cu mask 
process, respectively. The blue line corresponds to IMAX/IMIN = 100. Data points above the blue 
line represent metallic CNTs 
 
2.4 Conclusions 
In summary, we have demonstrated a simple, straightforward method to improve control 
over the number of CNTs connecting a pair of electrical contact pads. Using metallic-like 
devices with multiple CNT connections, we obtain single metallic CNT devices with the new Cu 
masking process. With this method, we can fabricate a large number of single metallic CNT 
devices for CNT electrical and thermal studies as well as memory electrodes. In addition to high 
selectivity for metallic CNTs, this approach preserves the most conducting CNTs which is in 
contrast to the electrical breakdown method where the least conducting and often the lowest 
performance CNTs remain. 
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CHAPTER 3 
ELECTRICAL POWER DISSIPATION IN CARBON NANOTUBES ON SINGLE 
CRYSTAL QUARTZ AND AMORPHOUS SiO2* 
 
3.1 Introduction 
 
Exceptional electrical and thermal properties make carbon nanotubes (CNTs) excellent 
candidates as elements of next-generation electronics including high performance 
semiconductors, electrical interconnects, heat sinks, and nanoscale heaters. 1 - 3  With the 
aggressive down-scaling of device dimensions and increase in circuit density, thermal 
management becomes increasingly important. In addition to useful characteristics such as 
diameter/chirality and degree of disorder, Raman-active phonon modes can provide insights into 
the thermal response of CNTs.4-6 Because of the importance of optical phonon (OP) scattering at 
high biases, Raman studies have been valuable in understanding non-equilibrium electron 
transport in both CNTs and graphene.5- 8  For instance, hot OPs as well as CNT-substrate 
interactions strongly influence high-field electron transport characteristics (e.g., negative 
differential conductance being observed only in suspended CNTs rather than those resting on a 
SiO2 substrate
9 ). Hence, examining how different substrates influence thermal response is 
essential for the design of CNT electronics. 
Amorphous SiO2 (a-SiO2) as a thermally-grown oxide on heavily doped Si is by far the 
most common CNT substrate used to date. However, single-crystal quartz has also become 
important as it can lead to nearly perfect alignment of CNTs during growth.10 The two substrates 
have the same constituent atoms, but substantially different thermal conductivities. Furthermore, 
spontaneous alignment on single crystal quartz has been attributed to strong van der Waals (vdW) 
                                                 
* C.-L. Tsai, A. Liao, E. Pop, and M. Shim, Appl. Phys. Lett. 99, 053120 (2011). This chapter 
“Electrical power dissipation in carbon nanotubes on single crystal quartz and amorphous SiO2” 
is based on this paper. 
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interactions along the growth direction,11 which should, in principle, result in better thermal 
coupling. These differences and similarities have motivated this study on comparing heat 
dissipation processes in electrically biased semiconducting CNTs on these two substrates. 
Furthermore, while temperature profiles of metallic CNTs supported on substrates or suspended 
have been previously examined,12,13 similar spatially resolved studies have not been reported on 
semiconducting CNTs. Non-uniform electric fields expected and sensitivity to local chemical 
environment especially to substrate surface charges make it even more important for such studies 
to be carried out on devices incorporating semiconducting CNTs. 
3.2 Experimental Methods 
Horizontally aligned CNTs were grown by chemical vapor deposition on ST-cut quartz 
(Hoffman Materials) using ferritin (Sigma-Aldrich) and CH4 as the catalyst and carbon source, 
respectively.14 Detailed growth procedures were discussed in section 1.2. For measurements on 
a-SiO2 substrates, aligned CNTs grown on quartz were transferred via polyimide (PI) process 
(section 1.3) onto Si substrates with thermal oxide (300 nm).15 Lithographically patterned metal 
electrodes (2 nm Ti and 50 nm Pd, deposition rate of 0.5 Å/s and 1 Å/s respectively) were 
deposited by electron beam evaporation to define 4 µm long CNT channels. Devices were 
subsequently annealed at 400 °C with the flow of 500 standard cubic centimeters per minute 
(sccm) each of Ar and H2 for 1 hour to ensure good contact between the metal pads and the 
CNTs. Scanning electron microscopy (SEM, accelerating voltage of 1 kV), atomic force 
microscopy (AFM, tapping mode), and electrical breakdown (in air, voltage sweep until the 
currents dropped to zero)16 were conducted to determine length, diameter, and location of failure 
as well as to ensure only one CNT spanned the channel of interest. A typical CNT breakdown I-
V characteristic is shown in Figure 3.1. Raman measurements were carried out on Jobin-Yvon 
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Labram HR800 using a 100x air objective with 633 nm laser excitation source, and 20 cm3/min 
Ar flowing over the samples. The laser spot size was ~ 1 µm and the power was kept at 1 mW. 
All current vs voltage (I-V) characteristics were measured with an Agilent 4156C Semiconductor 
Analyzer. 
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Figure 3.1. I-V characteristic of a single CNT undergoes electrical breakdown. 
 
3.3 Results and Discussion 
Figure 3.2a shows Raman G-band spectra of a semiconducting CNT on quartz under 
electrical bias (Vd). The downshift of the G-band frequency (ωG) with increasing Vd indicates 
increasing temperature (T) from Joule heating. Due to the higher intensity, we consider only the 
longitudinal optical phonon mode here. Estimates of T from changes in ωG are often made using 
the calibrated Raman G-band T coefficient, χG ~ -0.03 cm-1/K.14,17,18 However, such calibrations 
are made under equilibrium conditions. Joule heating leads to a non-equilibrium situation where 
charge carriers and OPs are at a significantly higher T than the lattice.5,7,8 Therefore, to estimate 
the lattice T, we utilize dωG/dTRBM = -0.021 cm
-1/K given in Ref. 5 where the ωG downshift with 
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Joule heating was reported along with the temperature of the radial breathing mode (which 
should be at equilibrium with the lattice). 
 
Figure 3.2. (a) G-band Raman spectra of a 4 µm long semiconducting CNT on quartz at the 
indicated source-drain bias (Vd). (b) Change in G-band frequency (∆ωG) and the corresponding 
temperature as a function of power per unit length. Solid line is a linear fit. 
 
Figure 3.2b shows the change in ωG and the corresponding change in T as a function of 
power per unit length (P). If we assume T profile to be uniform along the length (x) of a 4 µm 
long CNT, we expect T(x) = To + P/g, where To is the substrate T and g is the thermal 
conductance per unit length from the CNT.19 Here, g includes the interfacial CNT-substrate 
thermal resistance in series with a spreading heat conduction term into the substrate, however the 
former typically dominates.16 From the linear fit shown in Figure 3.2b, we obtain g = 0.18 Wm-
1K-1, similar to previously reported values.5,19,20 However, an asymmetric T profile with the 
highest T near the ground electrode (assuming hole transport with positive Vd) is expected in s-
CNTs due to the non-uniform electric field along their length. 21  Electrical breakdown 
measurements have recently demonstrated that this is indeed, on average, the exhibited 
behavior.16 These expectations and findings point to the importance of direct measurements of T 
profiles during Joule heating of semiconducting CNT devices. 
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An asymmetric profile with T drop as large as ~550 K around the midpoint with the 
highest T occurring near the ground electrode can be seen for a s-CNT on a-SiO2 substrate in 
Figure 3.3a. 
 
Figure 3.3. Temperature profiles from measured G-band frequency shift (∆ωG) at the indicated 
electrical biases and corresponding SEM images taken after electrical breakdown for a CNT on 
a-SiO2 (a) and on quartz (c) substrates. Solid curves for the highest bias cases are the fitted 
temperature profiles from solving the heat diffusion equation (Ref. 16) using quadratic power 
profiles. SEM images are scaled same as the position axes. Ground electrode is on right for both 
CNTs. Power dependence of G-band frequency shift and the corresponding temperature change 
at the locations indicated by the arrows in the SEM images for the same CNTs on a-SiO2 (b) and 
quartz (d). Filled squares (circles) correspond to black (blue) arrow locations. Solid lines are 
linear fits. 
 
When the polarity of the applied Vd is reversed, the maximum T position shifts accordingly 
indicating that the observed behavior is not an artifact of asymmetric contact resistance, as 
shown in Figure 3.4. The SEM image taken after all measurements have been carried out and Vd 
pushed to device failure shows the location of electrical breakdown to be at the expected position 
of highest T. Figure 3.3b shows that T measurements made at only one location can lead to large 
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apparent variations in g: the highest T location yields g = 0.07 Wm-1K-1 versus 0.14 Wm-1K-1 at 
1.5 µm from the left electrode. Similarly large discrepancies are shown in Figures 3.3c and 3.3d 
for a semiconducting CNT on quartz with g = 0.06 Wm-1K-1 and 0.18 Wm-1K-1 near and away 
from the highest T region, respectively. 
 
Figure 3.4. Comparison of temperature profile of a CNT under Joule heating before and after the 
voltage polarity is reversed (|Vd| = 15 V). The ground electrode is indicated for both cases. Solid 
curves are fitted temperature profiles from solving the heat diffusion equation along the CNT 
quadratic power profiles, P(x) (see Ref. 16). 
 
While 16 out of 24 semiconducting CNTs examined exhibit T profiles similar to those 
shown in Figure 3.3 with the highest T location closer to the ground electrode (Figure 3.5 inset), 
a significant number of CNTs show what appears to be a random distribution of local hot spots. 
Examples are shown in Figure 3.5 and Figure 3.6. 
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Figure 3.5. Temperature profiles at the indicated electrical bias (ground electrode on the right 
side) for a CNT showing an unexpected heating behavior. Solid curve is the fitted profile from 
solving the heat diffusion (Ref. 16) equation using a Gaussian power profile. Histogram of the 
highest T locations for all CNTs examined is shown in the inset. 
 
 
Figure 3.6. Random temperature spikes on (a) quartz and (b) amorphous SiO2 (a-SiO2) 
substrates. Solid curves are fitted temperature profiles from solving the heat diffusion equation 
using Gaussian power profiles (see Ref. 16). In all cases, the ground electrode is at position = 4 
µm. Even the expected maximum temperature near the ground electrode for positively biased p-
type CNTs (as seen in bottom two data sets) are often better described by Gaussian power 
profiles, underlining the importance of obtaining temperature profiles and the unexpected local 
hot spots that may dictate heat dissipation processes. 
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These results further emphasize the importance of obtaining T profiles and the necessity of a 
better approach to extracting g values in order to compare different substrates. Following Ref. 16 
we solve the heat diffusion equation along the CNT using two distinct power dissipation profiles 
P(x) to capture the two types of behaviors. A quadratic P(x) is used for behavior of the type in 
Figure 3.3. A Gaussian with a constant background is used for cases similar to Figure 3.5. Solid 
lines in Figures 3.3 and 3.5 are the fitted T profiles and Figure 3.7 shows the extracted g values. 
We note that the Gaussian profile captures the experimental results better whenever there is a 
steep T gradient even if the CNT exhibits expected maximum T near the ground electrode. This 
behavior may indicate that significant number of otherwise “well-behaved” semiconducting 
CNTs may nevertheless fall within the category with random local hot spots. In fact, the majority 
of CNTs examined (13 out of 24) are better described as having local hot spots. 
 
Figure 3.7. Comparison of experimental (symbols) and calculated (lines) values of interfacial 
thermal conductance including heat spreading into the substrates (g) on quartz (black) and a-SiO2 
(red). Tmax is the maximum temperature experimentally measured. Error bars reflect ± 0.005 cm-
1K-1 uncertainty in G-band T coefficient often reported (see Ref. 14). 
 
To consider how the two different substrates should affect heat dissipation, we compare our 
results to the diffuse mismatch model (DMM)22 in Figure 3.7. The detail description of DMM is 
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described in Ref. 16. Calculations were carried out in collaboration with Liao and Pop. We first 
calculate the transmission probability, τ, given as 
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∫
∫
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τ
,
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4
1
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1
                       (3.1)                                 
 
where N is the atomic density (in atoms/cm3 for oxide and atoms/cm for CNTs), υ is the phonon 
velocity, ω is the phonon frequency, fBE is the Bose-Einstein (BE) distribution, and D is the 
phonon density of state (PDOS), given by Figure 3.8. 
 
 
Figure 3.8. Phonon density of states (DOS) of a CNT, a-SiO2, and quartz used in the diffuse 
mismatch model (DMM) calculations. Phonon DOS are from Ref. 16 for the CNT and a-SiO2 
and Ref. 23 below for quartz. 
 
With the transmission probability obtained from Equation 3.1, we can calculate the thermal 
conductance per unit length from the CNT to oxide, g, given as 
                                                ∫ ∂
∂
= dωτυD
T
f
ω
ad
bN
g
,t
CNTCNT
CNTBECNT
h                                  (3.2) 
where bt = 0.037d
2 + 1.1d (d is the nanotube diameter in nm) determined by MD (Molecular 
Dynamics) simulations. The parameters used in DMM model are shown in Table I. 
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Table I. Parameters used in the DMM model. 
 
Parameter a-SiO2  Quartz  
υCNT 932 m/s 932 m/s 
υox 4.1 km/s (Ref. 24)
 5 km/s (Ref. 25) 
NCNT 16.3 atoms/Å 16.3 atoms/Å 
Nox 0.0227 molecules/Å
3 0.0273 molecules/Å3 
d 1.5 nm 1.5 nm 
υ = phonon velocity, N = atomic/molecular density, d = diameter. CNT refers to carbon nanotube 
and ox refers to oxide substrates. υox for quartz given is the average of [001] and [100] directions. 
υCNT is the average of longitudinal and transverse modes in graphite, perpendicular to the 
graphitic planes (c-axis). (Ref. 26) 
 
We calculate g(T) using DMM following Ref. 16 for a 1.5 nm diameter CNT (all CNTs 
examined here have diameter between 1 and 2 nm as measured by AFM). The calculated values 
include heat spreading into the substrates gox, given as
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To calculate gox, thermal conductivity of 1.4 Wm
-1K-1 for a-SiO2 (Ref. 28) and 10.2 Wm
-1K-1 
(average of [001] and [010] directions) for quartz (Ref. 29) are used.  
While DMM provides only upper limits, quartz is predicted to exhibit better thermal 
coupling than a-SiO2 as shown in Figure 3.7. This may be expected since quartz has higher 
phonon velocity, thermal conductivity and atomic density. Given that CNTs should have stronger 
vdW interactions with quartz (along the alignment direction) than with a-SiO2, an even larger 
difference in interfacial thermal coupling could be expected based on recent molecular dynamics 
simulations.30 Surprisingly, we observe no difference between quartz and a-SiO2 substrates in 
Figure 3.6 within experimental error margins (average g = 0.10 ± 0.02 Wm-1K-1 is obtained with 
each substrate for this range of CNT diameters). 
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There are several mechanisms which may be consistent with the similar thermal coupling 
observed. Surface phonon polariton (SPP) scattering was theoretically suggested to be an 
important energy dissipation pathway.31 Quartz and a-SiO2 should have similar SPPs, which 
would then lead to similar thermal coupling. In fact, calculations based on quartz have been used 
to describe CNT devices on a-SiO2 substrates.
32  However, the SPP mechanism should be 
sensitive to the vdW distance, and stronger vdW interactions expected on quartz11 should lead to 
better thermal coupling. Furthermore, local hot spots we observe cannot be explained by the SPP 
mechanism. Even the more common cases, where the maximum T occurs near the ground 
electrode, are often better described by Gaussian profiles suggesting that these may also be 
random local hot spots that happen to be near the ground electrode as shown in Figure 3.6. 
Adsorbed molecules such as hydrocarbons, water and oxygen from the ambient may 
provide alternate and parallel heat dissipation pathways. 33  Given the same ambient gas 
environment, possible molecular pathways should be similar for the two substrates and such a 
mechanism would be consistent with local hot spots – i.e. random distributions of adsorbed 
molecules. However, at least for hydrocarbons and surfactants, thermal coupling between CNTs 
and “soft” molecules has been shown to be quite poor,34,35 and based on our measured values of 
g, direct coupling to the substrate should be about an order of magnitude better. 
Charge trapping in the substrate surface may also play an important role. Substrate 
charging has been shown to cause large hysteresis in CNT transistors36,37 and such charges can 
lead to large local electric fields that may be responsible for the observed local hot spots. 
Localized substrate charging may even introduce electrostatic forces that can strongly alter local 
interactions (e.g., a trapped hole would repel net positively charged p-type CNT). Such a 
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scenario is consistent with random locations undergoing high degree of local heating leading to 
similar behavior on the two substrates.  
In addition, we comment on the possible role of defects on the heat dissipation process. 
All CNTs examined here exhibit very little or no observable D-band in their Raman spectra. 
Intentional introduction of defects by covalent sidewall functionalization with 4-bromobenzene 
diazonium tetrafluoroborate does not significantly alter the heating behavior. This result can be 
explained by the “healing” effect of Joule heating as evidenced by the loss of the D-band upon 
electrical biasing shown in Figure 3.9. 
 
Figure 3.9. (a) Raman spectra of a CNT before 4-bromobenzene diazonium tetrafluoroborate (4-
BBDT) functionalization (black), after 1mM 4-BBDT functionalization (red), (Ref. 38) and after 
Vd = 16 V is applied (blue) demonstrating the disappearance of the D-band ~1320 cm
-1 and 
therefore the “healing” effects upon Joule heating. Spectra are offset for clarity. 
 
Finally, a metallic CNT thermal response on a-SiO2 substrate is measured with methods 
similar to the semiconducting CNT experiment described in the previous section, and the results 
are shown in Figure 3.10. A peak in the middle of the temperature profile can be seen at the 
highest bias, Given that metallic CNTs are expected to have a constant temperature profile 
except near the contacts,16 this result may indicate that this metallic CNT may be undergo similar 
heating behavior as the semiconducting CNTs. However, the magnitude of this peak is small, 
which may be indicating that metallic CNTs are less sensitive to the potential sources that cause 
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local hot spots in semiconducting CNTs. Further studies are needed for a better understanding. 
Statistics elucidating distribution of possible behaviors might provide the most immediate insight.  
 
Figure 3.10. (a) Temperature profiles from measured G-band frequency shift (∆ωG) at the 
indicated electrical biases for a metallic CNT on a-SiO2 substrate. Ground electrode is on the 
right side. (b) Power dependence of G-band frequency shift and the corresponding temperature 
change at the locations indicated by the arrows for the same CNT. Filled squares (circles) 
correspond to black (blue) arrow locations. Solid lines are linear fits. 
 
3.4 Conclusions 
 
 In summary, we have shown that single crystal quartz and a-SiO2 substrates exhibit 
similar thermal coupling to semiconducting CNTs. A significant number of CNTs exhibit 
unexpected local T spikes that may be explained by substrate surface charges leading to large 
local electric fields and altering the local interactions. Preliminary results indicate that similar 
local hot spots may also be present in metallic CNTs but further studies are needed. 
Understanding such unexpected heating behavior is especially important in devising efficient 
thermal management schemes for nanoscale devices. 
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CHAPTER 4 
CARBON NANOTUBE CROSSBAR ELECTRODE ENABLED LOW-POWER 
RESISTIVE RANDOM ACCESS MEMORY WITH SUB-5 NM BIT SIZE* 
 
4.1 Introduction 
Increasing data storage demands in computing, imaging, and mobile electronics are 
necessitating the development of memories that continue to push the limits in storage density, 
operation speed and low power consumption.1 Among several nonvolatile memory candidates, 
resistive random access memory (RRAM) has attracted much attention because of its potential 
for high performance, scalability and facile integration into current silicon-based CMOS 
technology.2,3 In addition, resistive switching behavior observed in a wide variety of materials 
including metal oxides,2, 4 - 9  organics, 10 , 11  and nanocomposites 12  along with flexible device 
designs (e.g., lateral11,13 vs. vertical2,4 bits) and electrode materials14-17 make RRAMs promising 
for device integration and performance optimization. However, most current RRAMs utilize 
conventional lithographic processes for fabricating metal electrodes which define the active 
switching area and therefore limit the memory density.2 Due to their exceptional electrical, 
thermal, and mechanical properties, carbon nanotubes (CNTs), in particular single-walled CNTs, 
are attractive as electrode materials.10,11,18-23 Their nanometer dimensions (e.g. diameter 1-2 nm) 
are also useful in providing insights into fundamental RRAM scaling limits, as metal electrodes 
are very difficult to pattern at sub-10 nm dimensions.11 In addition, recent progress in the growth 
of nearly perfectly aligned CNTs on quartz substrates24  along with transfer and integration 
techniques onto arbitrary substrates25 may provide a feasible route towards ultra-high density 
high-performance RRAMs using CNT electrodes. 
                                                 
* C.-L. Tsai, F. Xiong, E. Pop, and M. Shim, ACS Nano in press (2013). This chapter “Carbon 
Nanotube Crossbar Electrode Enabled Low-Power Resistive Random Access Memory with Sub-
5 nm Bit Size” is based on this manuscript. 
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In this work, we focus on oxide based RRAMs with CNT electrodes. Metal oxide RRAM 
devices usually require an initial forming process that constitutes the alignment of vacancies. 
This process makes the oxide conductive, which is referred to as the ON-state. To switch the 
oxide back to the OFF-state, there are two commonly accepted mechanisms. The first 
mechanism involves driving oxygen ions back to the bulk either to recombine with the oxygen 
vacancies or to oxidize the metal precipitates. This action is known as unipolar switching 
behavior. The second mechanism requires opposite voltage polarity in order for oxygen ions to 
migrate back to the bulk with the reverse electric field. This second process is known as bipolar 
switching.2 To turn the oxide back to the ON-state, a positive voltage applied will create oxygen 
vacancy conduction filament. These steps are repeated to perform set (high resistance state to 
low resistance state) and reset (low resistance state to high resistance state) memory operations.2 
The theory of oxygen ions migrating in and out of the electrode has recently be verified by 
monitoring Raman G-band and 2D-band change in single-layer graphene electrode during set 
and reset operations for bipolar switching behavior. The G-band frequency upshift and 2D-band 
intensity decrease during the set process indicate that the graphene is heavily p-doped, as oxygen 
ions migrate into the graphene to form covalent bonds with dangling bond defects on graphene 
surface. On the other hand, the graphene becomes less p-doped during the reset process when the 
oxygen ions are released from the graphene, causing the G-band frequency downshift and 2D-
band intensity increase.26 The reset process determines the power consumption of the RRAM 
since it requires more current than the set process. 
Here, we fabricate and examine CNT/AlOx/CNT RRAMs with single to a few CNT-CNT 
cross-points. We observe that the low-resistance state (LRS) of the bits scales linearly with the 
highest resistance CNT electrode down to about 10 MΩ; the high-resistance state (HRS) is 
 45 
independent of the resistance of the CNT electrodes and is dictated by the resistance of the AlOx 
in its OFF-state. The lower limit for the LRS in these devices is likely due to the resistance of 
AlOx in its ON-state (i.e., the resistance of the individual nanoscale conducting filament in the 
AlOx). These CNT/AlOx/CNT vertical RRAM devices exhibit reset currents as low as 1 nA and 
ON/OFF ratios up to 5×105. Dependence on the number of cross-points suggests that a single 
cross-point dictates the switching behavior even in devices with tens of cross-points. Both 
metallic and semiconducting CNTs (the latter often exhibiting higher resistance) are found to 
effectively switch AlOx. Optimizing CNT resistance, especially with semiconducting CNTs, can 
simultaneously provide high ON/OFF ratios and low programming currents along with a built-in 
series resistance to reduce the possibility of permanent AlOx breakdown and premature device 
failure. Semiconducting CNTs could also facilitate direct integration of selector devices that 
prevent crosstalk between memory cells27 ,28  in future designs of these and related crossbar 
RRAMs. Moreover, the use of CNTs as nanoscale electrodes provides insights into the 
fundamental scaling limits of RRAM technology. 
4.2 Experimental Methods 
An example of devices prepared in this work is shown in Figure 4.1. Horizontally 
aligned CNTs were grown by chemical vapor deposition on ST-cut quartz (Hoffman Materials) 
using ferritin (Sigma-Aldrich) as catalyst and CH4 as carbon source.
29  Detailed growth 
procedures were discussed in section 1.2. Aligned CNTs grown on quartz were transferred onto 
SiO2 (300 nm) / Si substrates using polyvinyl alcohol (PVA) as the transfer medium in order to 
characterize the electrical properties of the arrays with the Si back-gate. The PVA transfer 
process was described in section 1.3. Lithographically patterned metal pads (2 nm Ti and 50 nm 
Pd, deposition rate of 0.5 Å/s and 1 Å/s respectively) were deposited by electron beam 
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evaporation to define 7 µm long CNT electrodes. CNTs outside this region were etched by O2 
plasma (200 mTorr, 19.6 standard cubic centimeters per minute (sccm) O2, 100 W, 35 seconds) 
to isolate devices. Devices were subsequently annealed at 400 °C with the flow of 500 sccm each 
of Ar and H2 for 1 hour to ensure good contact between the metal pads and the CNTs. A ~5.5 nm 
thick AlOx film was deposited by atomic layer deposition (ALD) using H2O and 
trimethylaluminum as precursors at 80 °C for 20, 50, and 100 cycles (~1.1 Å/cycle).30 A ~3.5 nm 
thick TiOx was deposited by ALD using H2O and Ti isopropoxide at 200 °C for 50 cycles (~0.7 
Å/cycle).31 A second layer of aligned CNTs was then transferred perpendicular to the first CNT 
layer covered by AlOx. Lithographically defined electrodes were again deposited by electron 
beam evaporation on the second CNT layer and an isolation pattern was defined to remove 
excess CNTs. No annealing was carried out for the second CNT layer to prevent device 
degradation on the first CNT layer and of the AlOx film. Using the Si back-gate, CNTs in the 
first layer were identified as metallic or semiconducting prior to AlOx deposition. Electrical 
connections to the top CNT layer were lost when back-gate was applied, possibly due to 
breakdown of the CNTs after the back-gate measurement (Figure 4.2). Further studies will be 
necessary to determine the cause of this CNT breakdown. For this reason, we cannot 
independently gate the top CNT layer. Therefore, we assume metallic (or sufficiently doped 
semiconducting) when linear current-voltage (I-V) characteristics were observed and 
semiconducting when non-linear behavior was observed. All switching experiments were carried 
out at room temperature in vacuum (4×10-5 Torr) using a Keithley 4200 Semiconductor 
Characterization System with DC voltage sweeps. We used AlOx as the resistive switching 
medium in this work because it is commonly available, compatible with CNTs, and we found it 
to provide better switching characteristics than other comparable films we have experimented 
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with (e.g. TiOx, results are shown later in the chapter). Nevertheless, our choice represents a first 
step, but does not rule out the future use of other materials as the switching medium between 
CNT crossbars, to be pursued in other studies. 
a b
10 µm
top CNT
bottom
CNT
AlOx
Ti/Pd
crossbar bit
SiO2
Si
 
 
Figure 4.1. (a) Schematic of carbon nanotube (CNT) crossbar electrodes with AlOx resistive 
memory (RRAM) bit at their intersection. (b) Scanning electron micrograph (SEM) of the 
RRAM bit structure, including metal contacts to CNTs. Inset shows optical image of adjacent 
fabricated crossbar devices. The distance between each Ti/Pd contact pair is ~7 µm and the AlOx 
film thickness is ~5.5 nm. 
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Figure 4.2. Atomic Force Microscopy (AFM) image of the CNT crossbar RRAM after the back-
gate measurement. The circled area shows a nanogap is formed on the top CNT (horizontal CNT) 
after the back-gate voltage sweep. 
 
4.3 Results and Discussion 
Figure 4.3a shows the bipolar switching behavior of a CNT/AlOx/CNT device consisting 
of metallic CNTs for both top and bottom electrodes (one on bottom and two on top, leading to a 
total of two CNT-CNT cross-points as verified by Atomic Force Microscopy (AFM) – Figure 
4.4). A current compliance of 1 µA was imposed for the forming step and the set operations as 
usually recommended for operation of most RRAMs.2 No compliance was imposed for the reset 
operation. Despite an apparent symmetric CNT/AlOx/CNT geometry, bipolar behavior can be 
expected here since the top and the bottom CNTs may have different resistances. This device 
exhibits reasonable set/reset voltages (+5.5/-3.5 V) after the initial forming step at ~8 V. This 
slightly higher forming voltage is consistent with most metal-oxide RRAMs2,4 and is necessary 
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to initiate subsequent resistive switching behavior. The set/reset voltages of crossbar RRAMs 
fabricated here remain stable within ~ ±0.5 V. Within our measurement time of 12,500 s, good 
retention is demonstrated for this device in the Supporting Information (Figure 4.5a). However, 
some degradation in the ON/OFF ratio is observed over 50 cycles (Figure 4.5b) suggesting 
approaches such as encapsulation may be necessary to improve endurance. 
Our four-contact pad configuration allows us to measure current-voltage (I-V) 
characteristics of top and bottom CNTs separately, as shown in Figure 4.3b. Both CNT 
electrodes show Ohmic or near-Ohmic behavior in this particular case (i.e. metallic or 
sufficiently doped semiconducting CNTs). The HRS in Figure 4.3a can be described reasonably 
well by log(I) ~ V1/2, which is consistent with but does not necessarily confirm Schottky emission 
type conduction mechanism.32,33 We note that the HRS does not exhibit a pronounced asymmetry 
(like a typical Schottky diode) either due to near symmetric CNT/AlOx/CNT device structure or, 
more likely, due to high resistance of AlOx OFF state dominating the overall resistance. The LRS 
value (~40 ΜΩ) is close to that of the more resistive CNT electrode, the bottom one in this case. 
This device shows a remarkably low reset current of ~10 nA with large ON/OFF ratio of ~4000. 
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Figure 4.3. Switching behavior of AlOx RRAMs with (a) metallic-metallic, (c) semiconducting-
semiconducting, and (e) semiconducting-metallic top-bottom CNT crossbar electrodes. (b, d, f) 
Corresponding I-V characteristics of top (red) and bottom (black) CNTs. The sharp current rise 
in the top electrode voltage > 0 V sweep represents the set process and the sharp current drop in 
the top electrode voltage < 0 V sweep represents the reset process. “Jumps” in the current prior 
to switching (e.g., near -2.5 V for the LRS in part (a)) are noise, which may be due to dynamic 
competition between set and reset process.34 The bottom electrode is typically more resistive, 
most likely due to changes (decrease) in p-doping after AlOx deposition (section 5.3). Top-left 
insets in (b), (d), and (f) show the ON/OFF ratio of the RRAM device measured with top 
electrode voltage = 1.5 V. The bottom-right inset in part (d) shows the transfer characteristics of 
the bottom semiconducting CNT (bottom right) at Vd = 50 mV. 
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Bottom
Top
 
Figure 4.4. AFM image of an AlOx RRAM with metallic CNTs as top and bottom crossbar 
electrodes. The vertical CNT is the bottom CNT and the horizontal CNTs are the top CNTs. 
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Figure 4.5. (a) Retention with top electrode voltage = 1.5 V and (b) endurance behavior of a 
metallic CNT (two CNTs on top)/AlOx/metallic CNT (one CNT on bottom) RRAM at room 
temperature. The black squares represent LRS and the red circles represent HRS. 
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Using similar CNT-CNT as well as metal (Al) line-CNT crossbar electrodes, Wu et al.22 
recently demonstrated AlOx RRAMs with low programming currents and good endurance (>10
4 
cycles). Interestingly, they found that Al/AlOx/CNT configuration with larger active area of ~40 
nm × 1 µm exhibited lower programming current (~1 µA) and voltage than CNT/AlOx/CNT 
configuration for which the authors estimated an active area of only ~6 × 6 nm (by assuming 
semiconducting CNTs to not contribute as active electrodes). While vertical RRAMs can have 
much reduced bit area and therefore improved characteristics compared to lateral CNT RRAMs 
(e.g., those fabricated on SiO2 by electrical breakdown
13), the crossbar RRAMs of Wu et al.22 
contained tens of CNTs per contact pad which led to hundreds of CNT-CNT cross-points, 
complicating the switching process. This challenge, along with different AlOx thickness, may 
explain the higher programming currents in their devices compared to ours. Wu et al.22 also 
assumed that semiconducting CNTs did not contribute to the memory operation. However, 
semiconducting CNTs are typically the predominant electronic type in these aligned single-
walled CNT arrays24 as well as in most growth methods currently used. Hence, understanding 
how the presence of semiconducting CNTs affects the performance of RRAMs, or any device 
that utilizes CNTs as electrodes, is of critical importance. 
Figure 4.3c shows the switching behavior of an RRAM device with semiconducting CNT 
electrodes with three CNT cross-points. The semiconducting nature of the bottom electrode is 
confirmed by the transfer characteristics shown in the inset of Figure 4.3d. The top electrode 
consists of three CNTs that we expect to also be all semiconducting (as suggested by I-V 
characteristics in Figure 4.3d showing nonlinear behavior with fairly high resistance). An AFM 
image of this semiconducting CNT crossbar RRAM is shown in Figure 4.6. Despite the 
relatively high resistance, AlOx can be successfully switched with these semiconducting CNT 
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electrodes with similar parameters, albeit slightly higher voltages, as the device with metallic 
CNT electrodes shown in Figure 4.3a. We observe set/reset voltages of +8/-8 V and reset current 
of only ~13 nA. However, unlike the metallic CNT-based RRAM of Figure 4.3a and 4.3b, this 
device exhibits a smaller ON/OFF ratio of ~70. This difference arises from the fact that the HRS, 
which is dictated by the OFF-state AlOx resistance (and independent of CNT electrode 
resistance), is similar for both devices whereas the LRS, in most cases, is largely determined by 
the CNT electrode with higher resistance as discussed below. 
For completeness, the switching behavior and I-V characteristics of a device with 
semiconducting-metallic CNT top-bottom electrodes are shown in Figures 4.3e and 4.3f. This 
device with semiconducting-metallic CNT electrode pair exhibits characteristics that appear to 
be more similar to the semiconducting-semiconducting case rather than the metallic-metallic 
case described above. That is, the higher resistance semiconducting top CNT electrode leads to 
higher set/reset voltages with lower ON/OFF ratio. These similarities and differences between 
metallic and semiconducting CNT crossbar RRAMs distinguish our devices from recently 
reported two-terminal semiconducting CNT memories which rely on charge migration between 
CNTs and the substrates.35 For example, devices relying on substrate charging effects in Ref. 35 
undergo significant recovery within a few hours of switching (cf. Figure 4.5a where we observe 
no significant recovery over several hours) and require set/reset voltages that are opposite in 
polarity as devices developed here when using p-type semiconducting CNTs. More strikingly, 
devices in Ref. 35 can only be achieved using semiconducting CNTs whereas our devices can 
use both metallic and semiconducting CNTs with larger ON/OFF ratio for metallic CNTs. 
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Bottom
Top
 
Figure 4.6. AFM image of an AlOx RRAM with semiconducting CNTs as top and bottom 
crossbar electrodes. The vertical CNT is the bottom CNT and the horizontal CNTs are the top 
CNTs. 
 
In order to gain insights into the impact of a combination of semiconducting CNTs and 
metallic CNTs on RRAM device operation and scaling behavior, we consider here the variations 
in the HRS/LRS resistances and set/reset voltages. The HRS is independent of CNT electronic 
type and the number of cross-points within a device and the resistance values are >10 GΩ 
(Figure 4.7 and Figure 4.8a), similar to that of a control device without any CNTs (i.e., metal 
pads and AlOx as shown in Figure 4.1, but without the presence of the CNTs). On the other hand, 
the LRS and the set/reset voltages appear to have some dependence on the CNT electronic type, 
with metallic-metallic CNT-CNT crossbars exhibiting the lowest resistance and voltages, and 
semiconducting-semiconducting cases exhibiting the highest (Figure 4.7). 
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Figure 4.7. (a) Resistive Random Access Memory (RRAM) device resistance of high-resistance 
state (HRS) (red circles) and low-resistance state (LRS) (black squares). (b) Set (black squares) 
and reset (red circles) voltages as a function of CNT electronic type. Only devices that can 
undergo multiple switching cycles are plotted in (b). The letters M and S stand for metallic and 
semiconducting, respectively with the first letter representing the electronic type of the top CNT 
electrode and the second letter representing that of the bottom CNT electrode (e.g., “MS” refers 
to metallic top CNT electrode and semiconducting bottom CNT electrode). 
 
Within the range of the number of CNT-CNT junctions examined (1 to 40), the LRS shows no 
obvious dependence on the number of CNT cross-points other than increasing scatter in the data 
as the number of cross-points approach one and the minimum resistance value of ~10 MΩ being 
independent of the number of cross-points (Figure 4.8). Set and reset voltages also exhibit 
similar trend in the scatter and the minimum voltage value with number of CNT-CNT junctions. 
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These results combined with CNT electrode resistance dependence discussed below suggest that 
single cross-point, independent of the number of CNT-CNT junctions, determine the switching 
characteristics of these RRAMs. 
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Figure 4.8. (a) Crossbar RRAM resistance of HRS (red circles) and LRS (black squares) and (b) 
set (black squares) and reset (red circles) voltages as a function of the number of CNT cross-
points. Only devices that can undergo multiple switching cycles are plotted in part (b). 
 
Hence, despite the variations in CNT electronic type and the number of cross-points, all devices 
fabricated here exhibited very small programming current of ~1 to 100 nA and switching power 
of 6 to 700 nW (Figure 4.9). 
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Figure 4.9. Histogram of (a) reset current (bin size of 10 nA) and (b) reset power (bin size of 50 
nW) of AlOx/CNT crossbar RRAMs.  
 
Similar to the trends with CNT electronic type and the number of cross-points, Figure 
4.10a shows that the HRS is also independent of the resistances of CNT electrodes. However, the 
LRS exhibits stronger dependence on the resistance of the more resistive CNT electrode than the 
electronic type or the number of cross-points. Both set/reset voltages also show significant 
dependence on the CNT electrode resistance, scaling approximately linearly with CNT electrode 
resistance, as shown in Figure 4.10b. The slight dependence of LRS seen with electronic type 
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(Figure 4.7) is due to the fact that semiconducting CNTs usually exhibit higher resistance 
because they are not fully “turned on.” The LRS shows linear dependence on the higher 
resistance CNT electrode down to approximately 10 MΩ. The solid black line in Figure 4.10a 
has a slope of 1 and a y-intercept of 0 indicating that the LRS of these RRAMs is dominated by 
the CNT electrode resistance. That is, the resistances of the conducting filament in the AlOx and 
the interface between CNT and AlOx are negligible in this regime. The LRS becomes constant 
(~10 MΩ as indicated by the dashed line), independent of CNT electrode resistance, when the 
CNT electrode resistance of the device is less than ~10 MΩ. This limit occurs because when 
CNTs are sufficiently conductive, the resistance of the AlOx in its ON-state (plus possible 
interfacial resistance) i.e., of a single conducting filament in AlOx, dictates the device 
characteristics. 
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Figure 4.10. (a) Crossbar RRAM high resistance state (HRS, red circles) and low resistance state 
(LRS, black squares and diamonds) as a function of the resistance of the most resistive CNT 
electrode. The solid black line of slope 1 shows a one-to-one correspondence between the LRS 
and the CNT electrode resistance. The LRS becomes independent of CNT electrode resistance 
near 10 MΩ as emphasized by the dashed line. The HRS is independent of CNT electrode 
resistance throughout the range examined (red line). Filled and open squares correspond to 
devices that used a compliance of 1 µA for the initial forming step. Filled squares are the typical 
devices that can undergo multiple switching cycles, whereas open squares correspond to devices 
that cannot be switched back once turned on. Filled diamonds correspond to devices that were 
formed with a smaller 100 nA compliance. These devices span similar CNT resistance range as 
the open-square devices, but exhibit multiple switching cycles. (b) Set (black squares) and reset 
(red circles) voltages of the RRAMs as a function of the more resistive CNT electrode resistance. 
The lines are linear fits. 
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The constant LRS of ~10 MΩ in the limit of sufficiently conductive CNT electrodes 
(Figure 4.10a) and the increasing scatter in the LRS with decreasing number of cross-points 
(Figure 4.8a) can be explained by considering the overall switching behavior being determined 
by only a single CNT-CNT junction even if there are multiple cross-points. As the number of 
CNTs increases, the resistance of the most conductive CNT will approach a similar low value, 
i.e., < 10 MΩ. The least resistive path determined by the most conducting CNT, once switched 
ON, will make it much more difficult for other cross-points to be turned ON as well. A single 
active cross-point, despite the device having multiple CNT-CNT junctions, then leads to similar 
LRS determined by the resistance of single conducting filament of the AlOx within that cross-
point (i.e., ~10 MΩ). When there is only one or a very limited number of cross-points, the 
resistance of the most conductive CNT would vary widely from device to device leading to a 
large variation in the LRS, which in many cases will be determined by the CNT resistance.  
Devices that deviate from the linear dependence of LRS on CNT electrode resistance 
near 10 MΩ and below in Figure 4.10a provide further insights on device characteristics that 
may facilitate performance improvements. The filled and open squares correspond to devices 
that have undergone a forming step with a current compliance of 1 µA. For these devices, when 
the CNT electrode resistance is > ~10 MΩ, the expected multiple switching behavior is observed 
(filled squares). When the CNT electrodes are more conductive (i.e., < ~10 MΩ in resistance), 
these devices cannot be switched multiple times and remain ON permanently (open squares). For 
some cases, current of ~1 µA is sufficient to cause permanent breakdown of the small AlOx 
filament at the CNT cross-points during the forming step. Other devices have permanent 
breakdown occurring during the reset step. We do not impose a current compliance for the reset 
step, and current jumps larger than those of the forming step are observed when these devices 
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break down. One way to avoid both types of breakdown is to impose a smaller current 
compliance during the forming step. The filled diamonds in Figure 4.10a correspond to devices 
with CNT electrode resistance < ~10 MΩ that have undergone the forming process with a 
compliance of 100 nA. These devices can be switched multiple times similar to the devices with 
more resistive CNT electrodes. 
These observations on the dependence of LRS on CNT electrode resistance and how 
current compliance affects permanent breakdown behavior suggest three important points. First, 
the ~10 MΩ limit for the LRS being independent of the number of cross-points in a device may 
imply that even with multiple CNT cross-points, there is likely to be only one active channel 
undergoing the switching event (the most conductive junction including CNT resistance). Second, 
CNT electrodes with resistance higher than ~10 MΩ behave as built-in series resistors that 
automatically set a current compliance preventing accidental permanent breakdown of these 
RRAMs. That is, choosing CNT electrodes with slightly higher resistance than that of the 
conducting filament within the AlOx layer provides a simple means to achieve devices without 
much sacrifice in power consumption and ON/OFF ratio. Third, our results suggest the resistance 
of a single conductive filament of 5.5 nm thick AlOx to be ~10 MΩ at the intersection of two 
CNTs. This is an essential quantity for the future understanding of the scalability limits of such 
RRAM technology. 
In addition to the resistance and electronic type of CNTs, another important parameter for 
CNT/AlOx/CNT RRAM structures is the thickness of AlOx, which may be the easiest parameter 
to optimize. Three oxide thicknesses of 2.2, 5.5, and 11 nm were examined here. For comparison, 
devices of similar CNT electrode resistance were chosen. Figure 4.11 and Figure 4.12 show 
bipolar switching curves and I-V characteristics of 2.2 nm and 11 nm AlOx devices, respectively. 
 62 
For all three thicknesses, each device has bottom CNT resistance of 2.5 MΩ (2.2 nm), 12.5 MΩ 
(5.5 nm), and 16.7 MΩ (11 nm), where bottom CNTs have higher resistance between top and 
bottom CNTs.  
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Figure 4.11. (a) Switching behavior of an AlOx (~2.2 nm thick) RRAM with metallic CNTs as 
top and bottom crossbar electrodes. (b) I-V characteristics of top (red) and bottom (black) CNTs 
at Vg = 0 V. The inset shows the ON/OFF ratio of the RRAM device measured at top electrode 
voltage = 1.5 V. 
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Figure 4.12. (a) Switching behavior of an AlOx (~11 nm thick) RRAM with metallic CNTs as 
top and bottom crossbar electrodes. (b) I-V characteristics of top (red) and bottom (blue) CNTs at 
Vg = 0 V. The inset shows the ON/OFF ratio of the RRAM device measured at top electrode 
voltage = 1.5 V. 
 
Figure 4.13a shows that both HRS and LRS resistances increase with AlOx thickness as 
expected. The set/reset voltages also scale with the oxide thickness. For all 3 thicknesses, good 
ON/OFF ratios (> 100) and low reset currents (~10 nA) are observed. Figure 4.13b shows the 
expected increase in set/reset voltages with increasing oxide thickness.4  
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Figure 4.13. (a) RRAM device resistances at HRS (red circle) and LRS (black square) for 
different AlOx thickness. The red line is the linear fit for HRS data. (b) Set (black square) and 
reset (red circle) voltages of the RRAMs for different AlOx thickness. The black line is included 
as a guide line. 
 
 The large set/reset voltages observed in 11 nm AlOx device already provides an upper 
limit on the thickness for these types of RRAMs. With our current fabrication approach, the 
lower limit may have been reached in RRAMs with 2.2 nm AlOx. While these devices operate 
with excellent on/off ratios, set/reset voltages and reset currents, they have so far exhibited very 
low endurance with no more than 3 cycles. At the 2.2 nm thickness, we expect these devices to 
be much more prone to permanent breakdown of the oxide which leads to limited switching 
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cycles. At this stage with the current device design, the 5.5 nm AlOx device appears to be the 
near optimum thickness of these CNT crossbar RRAMs that provides a good compromise 
between set/reset voltages and endurance. 
Figure 4.10 suggests that the conduction filament resistance is ~ 10 MΩ for 5.5 nm AlOx. 
Assuming the conduction filament size is sub-5 nm for all three thicknesses, we expect that 
longer conduction filament (thicker AlOx) to have higher resistance, as observed in Figure 4.13a. 
More device resistance vs CNT resistance data need to be collected in order to extract the 
ultimate limit of single filament resistance for 2.2 nm and 11 nm cases. 
 We also perform RRAM switching in air using 2.2 nm AlOx RRAM device. This device 
shows expected bipolar switching behavior and high ON/OFF ratio (Figure 4.14a and Figure 
4.14b) similar to the 2.2 nm AlOx RRAM device measured in vacuum (Figure 4.11). However, 
the device only switches for two cycles before the bottom and the top CNTs lose their 
conductions (Figure 4.14c and Figure 4.14d), possibly due to the thermal breakdown of the 
CNTs in oxygen rich environment. This result leads to the decision of performing all switching 
experiments in vacuum. 
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Figure 4.14. (a) Switching behavior and (b) ON/OFF ratio (top electrode voltage = 1.5 V) of an 
AlOx (~2.2 nm thick) RRAM measured in air. (c) and (d) I-V characteristics of bottom and top 
CNTs within the same crossbar respectively. The black and red lines correspond to I-V 
characteristics before and after RRAM switching respectively. 
  
Finally, we comment on TiOx based RRAMs using CNT crossbar electrodes. Figure 4.15 
shows the bipolar switching behavior of a CNT/TiOx/CNT device (~3.5 nm TiOx) and 
top/bottom CNT I-V characteristics measured in vacuum. This device has highest CNT resistance 
of ~28 GΩ, but the ON-state resistance is ~2.5 MΩ (Figure 4.15b inset). This result suggests that 
there is another junction with more conductive bottom and top CNTs that are not connected 
between electrodes but remain active as a crossbar structure. Figure 4.16 shows the AFM image 
of this CNT/TiOx/CNT device, and there are CNTs that do not span across the channel for both 
top (horizontal) and bottom (vertical) CNT layers. Since we do not know the resistance of the 
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CNT that initiate the switching, it is difficult to compare AlOx and TiOx RRAMs by rescaling the 
AlOx resistance (Figure 4.10) with TiOx resistance.  
Although the CNT/TiOx/CNT device shows comparable ON/OFF ratio (Figure 4.15b) to 
the CNT/AlOx/CNT device, the switching voltages (~ 20 V) and reset currents (~ 10 µA) are 
much higher than the CNT crossbar RRAM with AlOx. These differences in switching voltages 
and reset currents may be due to the fact that TiOx is typically a n-type semiconductor rather than 
an insulator.36 Therefore, we focus on the AlOx-based RRAM instead of the TiOx-based RRAM. 
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Figure 4.15. (a) Switching behavior of an TiOx (~3.5 nm thick) RRAM with semiconducting 
CNTs as top and bottom crossbar electrodes. (b) I-V characteristics of top (red) and bottom 
(black) CNTs at Vg = 0 V. The inset shows the ON/OFF ratio of the RRAM device measured at 
top electrode voltage = 2 V. 
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Figure 4.16. AFM image of an TiOx RRAM with CNT crossbar electrodes showing three 
connections for the bottom CNT (vertical CNT) and one connection for the top CNT (horizontal 
CNT). 
 
4.4 Conclusions 
In conclusion, we have demonstrated CNT/AlOx/CNT crossbar RRAMs with 
programming current as low as 1 nA and ON/OFF ratio up to 5×105. The HRS of these RRAMs 
is determined by the resistance of the thin AlOx in its OFF state, whereas the LRS is dictated by 
the resistance of the highest resistance CNT electrode until what appears to be the resistance of a 
single conducting filament is reached (~10 MΩ for 5.5 nm AlOx). This 10 MΩ limit for the LRS 
being independent of the number of cross-points suggests that there is only a single active 
channel even if there are multiple CNT-CNT junctions. The varying resistances of CNT 
electrodes especially due to the presence of both metallic and semiconducting CNTs (and the 
varying degree of doping in semiconducting CNTs) cause variations in the ON/OFF ratio which 
we observe to occur mostly in the small number of cross-points per device (< ~10) regime. 
Nevertheless, all devices fabricated here exhibit very low reset currents (1 – 100 nA), with reset 
voltage ranging from 2 to 10 V. Using switching time of ~10 ns observed in AlOx RRAMs,
9 we 
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estimate switching energies of 60 to 7000 aJ per bit. While direct experimental verification is 
needed, these values suggest extremely low intrinsic switching energies for our CNT crossbar 
devices. Interestingly, devices with these promising characteristics include all-semiconducting 
CNT electrodes, which may also be a potentially useful option for introducing selector devices in 
these RRAMs. Finally, as we scale bit size down to ~5 nm or smaller, AlOx appears to be more 
prone to premature breakdown. Using CNT electrodes with resistances slightly larger than the 
ON-state resistance of the AlOx bit (> 10 MΩ) leads to built-in series resistors that prevent such 
breakdowns without much sacrifice in performance. 
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CHAPTER 5 
INFLUENCE OF THE OXIDE DEPOSITION ON SEMICONDUCTING CARBON 
NANOTUBE DOPING 
 
5.1 Introduction 
Carbon Nanotubes (CNTs) are attractive as electrode materials due to their high 
conductivity and nanometer size, making them potentially a great choice for electrical 
interconnects,1 transparent conductors,2 and memory applications.3,4 With increasing demand for 
high performance computers, it is important to have high density and low power memories. 
There are many examples using CNT electrodes to obtain high performance memory devices.3-5 
However, most of the memory applications have used metallic CNTs as electrodes because 
semiconducting CNTs typically exhibit low conductivity in air due to relatively low doping 
levels, which can limit the performance of the memory devices. Since 2/3 of the as-grown CNTs 
are semiconducting,6 it is important to make them sufficiently conductive in order to achieve 
high density memory cells. However, applying an external gate voltage to turn the 
semiconducting CNTs on is not feasible because it requires more fabrication steps and higher 
power to operate each memory cell. Therefore, it is important to find an alternative method to 
dope semiconducting CNTs heavily without applying any gate voltage. Our group previously 
demonstrated that CNTs can be covered with PMMA/TCNQ for heavily p-doped CNTs and PEI 
for n-doped CNTs.7 The polymer doping is air stable, and can be achieved without applying 
external gate voltage. Nevertheless, these polymers are not typically compatible with the transfer 
and photolithography processes to form vertical crossbar memory structures which are the ideal 
structure for high density, low power memory devices. Therefore, it is necessary to explore 
alternatives such as inorganic substrates and coatings that are robust and easily incorporated into 
the memory devices. In this work, we examine how three different oxides, AlOx, TiOx, and SnOx, 
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affect doping levels in CNTs. More p-doped CNTs are achieved with SnOx coating, which can 
be explained by the favorable Fermi-level position offset between CNTs and the oxide. 
5.2 Experimental Methods 
Horizontally aligned CNTs were grown by chemical vapor deposition on ST-cut quartz 
(Hoffman Materials) using ferritin (Sigma-Aldrich) as the catalyst and CH4 as the carbon 
source.8 Detailed growth procedures were discussed in section 1.2. Aligned CNTs grown on 
quartz were transferred onto SiO2 (300 nm) / Si substrates using polyvinyl alcohol (PVA) as the 
transfer medium in order to characterize the electrical properties of the arrays with the Si back-
gate. The PVA transfer process was described in section 1.3. Lithographically patterned metal 
pads (2 nm Ti and 50 nm Pd, deposition rate of 0.5 Å/s and 1 Å/s respectively) were deposited 
by electron beam evaporation to define 7 µm long CNT channels. CNTs outside this region were 
etched by O2 plasma (200 mTorr, 19.6 standard cubic centimeters per minute (sccm) O2, 100 W, 
35 seconds) to isolate devices. Devices were subsequently annealed at 400 °C with the flow of 
500 sccm each of Ar and H2 for 1 hour to ensure good contact between the metal pads and the 
CNTs. A ~5.5 nm thick AlOx film was deposited by atomic layer deposition (ALD) using H2O 
and trimethylaluminum as precursors at 80 °C for 50 cycles (~1.1 Å/cycle).9 A ~3.5 nm thick 
TiOx was deposited by ALD using H2O and Ti isopropoxide at 200 °C for 50 cycles (~0.7 
Å/cycle).10 Finally, SnOx is spin coated at 2000 rpm for 30 sec using 20 mM tin isopropoxide in 
anhydrous IPA, and subsequently annealed at 60 °C on a hot plate in air for 10 minutes. All I-V 
characteristics were measured in air with an Agilent 4156C Semiconductor Analyzer by 
sweeping the gate voltage (Vg) between -15 V to 15 V while applying a constant source-drain 
voltage (Vd) of 50 mV. 
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5.3 Results and Discussion 
 Figure 5.1a shows the downshift of the G-band position of a semiconducting CNT upon 
AlOx deposition. This downshift along with the threshold shift to a more negative voltage seen in 
Figure 5.1b indicates that the doping level of the CNT is changing. In other words, CNTs usually 
start as p-type and become less so upon AlOx deposition. Similar doping changes have also been 
observed with ALD AlOx deposition on CNT networks.
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Figure 5.1. (a) G-band Raman spectra and (b) transfer characteristics (Vd = 50 mV) of a s-CNT 
before (black) and after (red) atomic layer deposition (ALD) of ~5.5 nm AlOx. The G-band shifts 
left after AlOx deposition, signifying a change in doping which “turns off” the CNT at zero back-
gate voltage Vg (part b). The Raman spectra are vertically offset for clarity. The dash line is 
included as a guide line. 
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In metallic CNTs, the downshift in the G-band position is accompanied by a significant line 
broadening (Figure 5.2), which is the expected result of Fermi level position shifting toward the 
charge neutrality or the Dirac point due to the well-known Kohn anomaly. 12  However, 
conductivity of metallic CNTs is not affected much by this Fermi level position change, whereas 
semiconducting CNTs are turned off (or become less conducting) at zero back-gate voltage due 
to this “undoping” effect. 
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Figure 5.2. G-band region of the Raman spectrum of a metallic CNT before (black) and after 
(red) ALD of AlOx. The Raman spectra are vertically offset for clarity. 
 
These results suggest that doping is one way to improve performances of devices 
consisting of semiconducting CNTs. Therefore, we have deposited TiOx and SnOx on the 
semiconducting CNT to see if improvements on having more p-doped CNTs can be achieved. 
With deposition of TiOx, the threshold voltage does not change very much, perhaps shifting 
slightly to a more positive gate voltage, as shown in Figure 5.3.  
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Figure 5.3. Transfer characteristics (Vd = 50 mV) of a semiconducting CNT before (black) and 
after (red) ALD of TiOx. 
 
When SnOx is deposited, the CNT transistor no longer depletes within the gate voltages range of 
-15 V to 15 V (Figure 5.4a). In addition, a G-band position upshift is also observed and shown 
in Figure 5.4b. This upshift along with the threshold voltage shifting to more positive indicates 
that the CNT is more p-doped.  
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Figure 5.4. (a) Transfer characteristics (Vd = 50 mV) and (b) G-band Raman spectra of a 
semiconducting CNT before (black) and after (red) SnOx spin coating. The Raman spectra are 
vertically offset for clarity. 
  
Similar SnOx doping effect can also be seen in thin film of CNTs (i.e., as transparent conductors) 
with sheet resistances decreasing as large as a factor of 2 The G-band upshift upon SnOx doping 
is shown for such a film of randomly oriented CNTs deposited on a glass substrate via spray 
deposition (Figure 5.5). 
 78 
1500 1550 1600 1650
870 Ω/sq
After SnO
x
Before SnO
x
 
 
In
te
n
s
it
y
 (
a
.u
.)
Raman Shift (cm
-1
)
1842 Ω/sq
 
Figure 5.5. G-band Raman spectra of a CNT transparent conductor before (black) and after (red) 
spin coating SnOx. The sheet resistances are indicated in the figure. The Raman spectra are 
vertically offset for clarity. 
 
Following Ref. 13 and Ref. 14, we can estimate doping level changes using the threshold 
voltage shifts. After AlOx deposition, the threshold voltage shift is ~-5 V. This change 
corresponds to ~0.2 carriers per nm, leading to ~1.1 cm-1 shift in the G+ peak.13 This estimate is 
similar to the experimental Raman data (1593.52 cm-1 to 1592.24 cm-1) shown in Figure 5.1. On 
the other hand, the threshold voltage shift is ~12.5 V after SnOx deposition. This change 
corresponds to ~0.45 carriers per nm, leading to ~4 cm-1 shift in the G+ peak, and similar to the 
experimental data (1594.44 cm-1 to 1598.41 cm-1) shown in Figure 5.4.13 
The doping phenomenon observed with three different oxides can be explained by the 
Fermi level position offsets between the oxide and the semiconducting CNT shown in Figure 5.6. 
Assuming the semiconducting CNT is p-doped while all three oxides are n-doped, SnOx and the 
CNT have the energy difference of 0.6 eV in the Fermi level position with SnOx work function 
larger than the CNT work function. When CNTs come in contact with the oxide, the Fermi level 
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reaches equilibrium by initiating electron transfer from the valence band of the CNT to the SnOx 
conduction band, making the CNT more p-doped. With the more conductive semiconducting 
CNT electrodes due to higher p-doping, it is possible to utilize those CNT electrodes in memory 
applications such as Resistive Random Access Memory (RRAM) or Phase Change Memory 
(PCM).  In addition, the deposited oxide can also be used as an active switching element in 
RRAM. 
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Figure 5.6. Band alignment diagram of the CNT and three different oxides. Solid lines represent 
conduction band and valence band edges while dash lines represent Fermi levels.15-19 
 
 Finally, we comment on two characterization methods to verify the work function of the 
CNT and the oxides. Photoelectron spectroscopy and Kelvin probe force microscopy (KPFM) 
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are two popular methods to obtain the work function of different materials. However, 
photoelectron spectroscopy typically average over a large microscopic area and produce charges, 
making this method not appropriate for films with a thickness smaller than 10 nm supported on 
insulating substrates. On the other hand, KPFM is noninvasive and can avoid charging problems 
thus allowing the determination of the work function without any limitation on film thickness.20 
Since our devices consist of CNTs sitting on SiO2/Si substrate coated with different oxides, 
KPFM is the preferred method to verify the oxide’s work function with and without CNTs.  
5.4 Conclusions 
 In conclusion, we have investigated doping changes in semiconducting CNTs upon the 
deposition of three different oxides on top of CNT devices. From the understanding of the Fermi 
level position offset between the CNT and the oxide, we expect SnOx to be p-doping CNTs most 
heavily among the three oxides. This result is supported by the positive shift of threshold voltage 
and the upshift in the G-band position. For RRAM devices, the deposited oxides can possibly be 
used as the active switching element and the “dopant” simultaneously. 
 
 
 
 
 
 
 
 
 
 81 
5.5 References
                                                 
1 P. Avouris, Z. Chen, and V. Perebeinos, Nat. Nanotech. 2, 605 (2007). 
2 Z. Wu, Z. Chen, X. Du, J. M. Logan, J. Sippel, M. Nikolou, K. Kamaras, J. Reynolds,  
   D. B. Tanner, A. F. Hebard, and A. G. Rinzler, Science 305, 1273 (2004). 
3 F. Xiong, A. D. Liao, D. Estrada, and E. Pop, Science 332, 568 (2011). 
4 Y. Wu, Y. Chai, H.-Y. Chen, S. Yu, and H.-S. P. Wong, Symp. VLSI Techno. 26 (2011). 
5 J. Liang, R. G. D. Jeyasingh, H.-Y. Chen, and H.-S. P. Wong, IEEE Trans. Elec. Dev. 59,  
   1155 (2012). 
6 S. J. Kang, C. Kocabas, T. Ozel, M. Shim, N. Pimparkar, A. Alam, S. V. Rotkin, and  
   J. A. Rogers, Nat. Nanotech. 2, 230 (2007). 
7 D. Abdula and M. Shim, ACS Nano, 2, 2154 (2008). 
8 C.-L. Tsai, A. Liao, E. Pop, and M. Shim, Appl. Phys. Lett. 99, 053120 (2011). 
9 S. M. George, Chem. Rev. 110, 111 (2010). 
10 J. D. Ferguson, A. R. Yoder, A. W. Weimer, and S. M. George, Appl. Surf. Sci. 226, 393  
    (2004). 
11 J. Zhang, C. Wang, Y. Fu, Y. Che, and C. Zhou, ACS Nano 5, 3284 (2011). 
12 K. T. Nguyen, A. Gaur, and M. Shim, Phys. Rev. Lett. 98, 145504 (2007). 
13 J. C. Tsang, M. Freitag, V. Perebeinos, J. Liu, and P. Avouris, Nat. Nanotech. 2, 725 (2007). 
14 D. Estrada, S. Dutta, A. Liao, and E. Pop, Nanotechnology 21, 085702 (2010). 
15 S. Suzuki, C. Bower, Y. Watanabe, and O. Zhou, Appl. Phys. Lett. 76, 4007 (2000). 
16 M. T. Greiner, M. G. Helander, W.-M. Tang, Z.-B. Wang, J. Qiu, and Z.-H. Lu, Nat. Mater. 11,  
    76 (2012). 
17 Y.-C. Yeo, T.-J. King, and C. Hu, J. Appl.. Phys. 92, 7266 (2002). 
18 J. Robertson, J. Non-Cryst. Solids 393, 94 (2002). 
19 A. Klein, C. Korber, A. Wachau, F. Sauberlich, Y. Gassenbauer, S. P. Harvey, D. E. Proffit,  
    and T. O. Mason, Materials 3, 4892 (2010). 
20 V. Palermo, M. Palma, Z. Tomovic, M. D. Watson, R. Friedlein, K. Mullen, and P. Samori,  
    Chem. Phys. Chem. 6, 2371 (2005). 
 82 
CHAPTER 6 
ULTRA-LOW CURRENT CARBON NANOTUBE CROSSBAR ELECTRODES FOR 
PHASE CHANGE MEMORY 
 
6.1 Introduction 
 As the size of the processor shrinks in order to increase the device performance, memory 
becomes one of the limiting factors due to its power consumption. The increasing number of 
static random access memories (SRAMs) and embedded dynamic random access memories 
(DRAMs) in the computer system in recent years highlights the importance of the memory 
technology.1 The solid-state non-volatile memory, where it can retain the stored information 
even when it is not powered, serves as the most promising replacement for the current hard disk 
drive (HDD).1 FLASH memory has been manufactured to replace HDD for several years due to 
its stability and fast operating speed. As the conventional FLASH memory approaches its limit,2 
it is important to find new materials and structures to achieve smaller, faster, denser, and lower 
power next generation non-volatile memory technology. The two-terminal memory, where two 
metal electrodes are separated by switching materials such as oxides3/electrolytes4 for Resistive 
Random Access Memories (RRAMs) and  phase change materials5 for Phase Change Memories 
(PCMs), is one of the best options. Among these memory devices, PCM is a more mature 
technology with known switching mechanisms and demonstrated manufacturability6 compared 
to RRAM. 
PCM has fast read/write speed (tens of nanoseconds), high endurance (> 1012 switching 
cycles), long retention time (> 10 years at 85 °C), and high ON/OFF ratio between amorphous 
(high-resistance state (HRS)) and crystalline (low-resistance state (LRS)) state.5,7-10 Ge2Sb2Te5 
(GST), a popular phase change material, has a unique characteristic where there is a resistivity 
difference of up to five orders of magnitude between the crystalline and the amorphous state.10 In 
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as-fabricated devices, GST is typically in the crystalline state. To reset (defined as going from 
LRS to HRS) the GST back to amorphous state, the crystalline GST needs to be melted at high 
temperatures (~600 °C) and rapidly quenched to the amorphous state. This is typically done by 
sending a large electrical current pulse for a short time period. To set (HRS to LRS) the GST into 
the crystalline state, a medium electrical current is applied until the electrical field across the 
amorphous region reaches the threshold value (Vth), known as electronic threshold switching 
behavior. When this phenomenon occurs, the amorphous region goes into the lower resistance 
state (dynamic on-state), which has resistivity comparable to the crystalline state. This process 
gives enough current to heat the amorphous GST and cause crystallization (~150 °C). For PCM 
devices, the reset process consumes the largest power because the cell needs to reach the melting 
temperature. On the other hand, the operating speed is limited by set process because it takes 
finite time to fully crystallize the amorphous region.5 
With respect to the switching power, the active switching volume, which is typically 
defined by areas of the metal leads and the thickness of the GST film, is often the limitation.3 
Most current PCMs utilize conventional lithographic processes which lead to a large switching 
volume, as metal electrodes are very difficult to pattern at sub 10 nm dimensions. CNTs are 
attractive as electrode materials due to their exceptional electrical and thermal properties along 
with their nanometer dimensions.11-14 Xiong et al. recently demonstrated the compatibility of 
PCMs with lateral nanogap CNT electrodes,12 but to achieve ultra high density memory cells 
with ultra low power consumption, vertical cross-point PCM device with CNT electrodes may be 
an intriguing option. With the vertical cross-point structure, the cell size can be reduced to 4F2 (F 
= minimum feature size)15 and further increased to 4F2/n by stacking n crossbars on top of each 
other. 16  In addition, the switching volume can be precisely controlled by monitoring the 
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thickness of the deposited GST, unlike lateral device where the nanogap size varies from run to 
run and limited to tens of nanometers. A cross-point PCM device with metal as top electrode and 
CNTs as bottom electrode has been demonstrated 17  with lower reset current than the 
conventional cross-point devices with conductive electrodes.18-21 Nevertheless, in order to strive 
for the smallest possible bit size and possibly lowest switching power PCM devices, CNT-CNT 
crossbar structures may be most appealing. In this work, we demonstrate a CNT crossbar GST 
PCM with ultra-low switching current and high ON/OFF ratio. In addition, we discuss issues 
associated with device fabrication reproducibility, which are important for obtaining high density 
memory cells. 
6.2 Experimental Methods 
Horizontally aligned CNTs were grown by chemical vapor deposition on ST-cut quartz 
(Hoffman Materials) using ferritin (Sigma-Aldrich) as catalyst and CH4 as carbon source.
22 
Detailed growth procedures were discussed in section 1.2. Aligned CNTs grown on quartz were 
transferred onto SiO2 (300 nm) / Si substrates using polyvinyl alcohol (PVA) as the transfer 
medium in order to characterize the electrical properties of the arrays with the Si back-gate. The 
PVA transfer process was described in section 1.3. Lithographically patterned metal pads (2 nm 
Ti and 50 nm Pd, deposition rate of 0.5 Å/s and 1 Å/s respectively) were deposited by electron 
beam evaporation to define 6 µm long CNT electrodes. CNTs outside this region were etched by 
O2 plasma (200 mTorr, 19.6 standard cubic centimeters per minute (sccm) O2, 100 W, 35 
seconds) to isolate devices. Devices were subsequently annealed at 400 °C with the flow of 500 
sccm each of Ar and H2 for 1 hour to ensure good contact between the metal pads and the CNTs. 
There were two different GST geometries used in this study. For the first geometry, 
lithographically defined 6 µm × 6 µm boxes were patterned in between metal electrodes, and 10 
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nm GST was subsequently deposited via DC sputtering (3 mTorr, 20 sccm Ar, 6 W, 0.1 Å/s rate). 
Lift-off was performed in acetone bath for 1 hour followed by mild sonication (5-10 seconds) to 
achieve cleaner results. The second geometry involved formation of the self-aligned GST 
nanowires (NWs). A nanotrench was created by spin coating (4500 rpm for 1 minute) ~50 nm of 
polymethyl methacrylate (PMMA, 495 A2 from MicroChem) onto the device and baking at 200 
°C on a hot plate for 90 seconds, followed by Joule heating of the CNT in vacuum with 110 °C 
substrate temperature. 10 nm GST was sputtered over the device, filling the nanotrench. Lift-off 
the remaining PMMA formed ~1-2 µm wide GST area.23 Following GST lift-off, a ~2.2 nm 
thick AlOx film was deposited by atomic layer deposition (ALD) using H2O and 
trimethylaluminum as precursors at 80 °C for 20 cycles (~1.1 Å/cycle) 24  for both GST 
geometries to prevent GST from oxidizing. A second layer of aligned CNTs was then transferred 
perpendicular to the first CNT layer covered by AlOx. Different from the first CNT layer transfer, 
the sample only immersed in water bath for 1 minute after sitting in water droplet for 5 minutes 
in order to prevent GST oxidation. Lithographically defined electrodes were again deposited by 
electron beam evaporation on the second CNT layer and an isolation pattern was defined to 
remove excess CNTs. No annealing was carried out for the second CNT layer to prevent device 
degradation on the first CNT layer and of the GST/AlOx film. Using the Si back-gate, CNTs in 
the first layer were identified as metallic or semiconducting prior to GST deposition. Since we 
cannot independently gate the top CNT layer due to screening of gate field by GST, we assume 
metallic (or sufficiently doped semiconducting) when linear current-voltage (I-V) characteristics 
were observed and semiconducting when non-linear behavior was observed. All switching 
experiments were carried out at room temperature in air and vacuum (4×10-5 Torr) with a 
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Keithley 4200 Semiconductor Characterization System, a Keithley 3402 Pulse Generator, and a 
Hewlett-Packard 59307A VHF switchbox. 
6.3 Results and Discussion 
Similar crossbar memory structure for CNT-based RRAMs has been used in PCM 
devices by replacing the switching material with GST. Since GST is deposited by sputtering in 
this work, it is important to determine if the sputtering process changes the current in our CNT 
electrodes. Figure 6.1 shows the CNT on-state current as a function of CNT diameters before 
and after GST deposition. 
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Figure 6.1. ON state current (Vg = -15 V and Vd = 500 mV) as a function of CNT diameters 
before (filled symbols) and after (open symbols) GST deposition by sputtering for (a) metallic 
CNTs and (b) semiconducting CNTs. 
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 The increasing current as CNT diameter increases is an expected behavior. However, both 
metallic and semiconducting CNTs show lower currents after GST deposition, presumably due 
to ion damage to the CNTs. In addition, most semiconducting CNTs show almost three orders of 
magnitude decrease in current while metallic CNTs suffer less than an order of magnitude 
current drop. Examples of semiconducting and metallic CNTs transfer characteristics before and 
after GST deposition are shown in Figure 6.2. These current drops suggest that there are other 
mechanisms changing the current level in semiconducting CNTs, perhaps charge screening or 
doping from the GST. Since all semiconducting CNTs carry extremely small current after GST 
deposition, they may not be suitable for electrode applications. In order to obtain high 
performance PCM devices, crossbar metallic CNT electrodes are the best option. 
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Figure 6.2. I-V characteristics (Vd = 500 mV) of (a) 1 nm diameter metallic CNT and (b) 2.4 nm 
diameter semiconducting CNT before (black) and after (red) GST deposition by sputtering. The 
y-axis on the left corresponds to device current (µA) before GST deposition while the y-axis on 
the right corresponds to device current (nA) after GST deposition. 
 
Although typical GST devices start out with the crystalline state after multiple processing 
steps, the sputtered GST in this work is in the amorphous state. Thus, we apply DC current 
sweep to switch the GST into the crystalline state (set). Figure 6.3 shows transfer and I-V 
characteristics of the bottom and the top CNTs respectively for our CNT crossbar GST device 
(confirmed by Atomic Force Microscopy (AFM), Figure 6.4) with lithographically patterned 6 × 
6 µm GST, indicating that we have a semiconducting-semiconducting CNT junction. 
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Surprisingly, we are able to perform set switching in air and obtain a low set current (~ 250 nA) 
as shown in Figure 6.5a. To change the GST back to the amorphous state (reset), we send a 10V 
pulse voltage with 100 ns in width and 2 ns edges through the GST. The set and reset switching 
result in a high ON/OFF ratio ~ 10000 (Figure 6.5b). 
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Figure 6.3. (a) Transfer characteristics (Vd = 500 mV) of the bottom CNT with one connection 
before (black) and after (red) GST deposition. The y-axis on the left corresponds to device 
current (nA) before GST deposition while the y-axis on the right corresponds to device current 
(nA) after GST deposition. (b) I-V characteristic of the top CNT with one connection. These I-V 
curves suggest that we have semiconducting-semiconducting CNT junction. 
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Figure 6.4. (a) AFM images of the semiconducting-semiconducting crossbar GST device 
showing one connection for the bottom CNT (vertical CNT) and one connection for the top CNT 
(horizontal CNT). (b) Zoom-in image of part a (inside the black box). 
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Figure 6.5. (a) Current-voltage of a crossbar CNT-PCM device with 10 nm GST. The initial 
sweep (red line) turns the bit on (amorphous to crystalline) at ~250 nA. The crystalline GST bit 
phase is subsequently preserved (black line). (b) Device resistance measured at top electrode 
voltage = 2 V before (black, crystalline GST) and after (red, amorphous GST) reset operation 
with 10 V pulse.  
 
Having such an exceptional device performance is surprising considered we have 
semiconducting-semiconducting junction with high resistance (~500 MΩ) semiconducting CNT 
as the bottom electrode. As mentioned in the introduction, the reset operation in PCM requires 
high temperature melting of the crystalline GST. With such high resistance CNT, we would 
expect that the device can’t conduct enough currents to melt the crystalline GST. In order to 
address this issue, we compare the CNT resistance and the device resistance more carefully since 
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we can consider our device structure as four resistors in series (two CNT resistors, one GST 
resistor, and one AlOx resistor), where the most resistive part would be the device resistance. The 
ON-state of our device has resistance of 3 MΩ, which is much lower than the highest CNT 
resistance. From Figure 6.4, we notice there are five CNTs from the bottom CNT layer (vertical 
CNTs) and one CNT from the top CNT layer (horizontal CNT) that do not span across the 
channel. However, these CNTs form junctions between each other. This observation suggests 
that there is another junction with more conductive bottom and top CNTs (possibly metallic 
CNTs) that are not connected between electrodes but remain active as a crossbar structure. 
We also observe large set voltage for the device shown in Figure 6.5. With large area of 
GST coverage, there will be many parallel pathways for current flow, which reduces the overall 
current in each pathway. Therefore, it will require larger voltage drop to reach threshold current 
to induce switching. One possible solution is reducing the GST coverage area to minimize 
leakage pathways from excess amorphous GST. In addition, this device cannot be switched more 
than one cycle. Since our device is only encapsulated with a very thin oxide layer (~ 2 nm), 
under high field and high temperature during switching, the GST may start oxidizing. The 
oxidized GST becomes resistive and unable to switch back to the conductive state, which may be 
the cause of low endurance observed in this device. The proposed solution is measuring the 
devices under vacuum to prevent GST oxidation. 
Figure 6.6 shows a GST device obtained from the self-aligned GST NW process, where 
the width of the GST area is ~ 2 µm for this device. Figure 6.7 shows the I-V characteristics of 
bottom and top CNTs for our CNT crossbar GST device (confirmed by AFM, Figure 6.6), 
indicating that we have a semiconducting-metallic CNT junction. However, this device still 
shows good switching performance. 
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Bottom
Top
 
Figure 6.6. AFM images of the semiconducting-metallic crossbar GST device showing one 
connection for the bottom CNT (vertical CNT) and one connection for the top CNT (horizontal 
CNT). CNTs are labled in white color only if they span across the entire channel or form 
CNT/GST/AlOx/CNT junctions. The black lines correspond to edges of the GST area. The 
bottom CNT layer consists of two CNTs forming one conduction pathway, which possibly leads 
to high resistance as shown in Figure 6.7a. The top CNT layer consists of two CNTs with one 
spanning across the entire channel and the other contacting only the metal electrode on the left. 
The red circle indicates the possible junction for GST switching, where the effective GST area is 
small when the CNT/GST/AlOx/CNT junction is formed right at the edge of the entire GST area. 
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Figure 6.7. I-V characteristic of (a) bottom and (b) top CNTs within the same crossbar. There is 
one CNT each for top and bottom CNT layers. These I-V characteristics suggest that we have 
semiconducting-metallic CNT junction. 
 
A current sweep I-V curve measured in vacuum is shown in Figure 6.8a. This device 
shows remarkably low set/reset current (100 nA and 1 µA respectively, lower than self-aligned 
CNT-GST NW structure23), large ON/OFF ratio of ~10000 (Figure 6.8b), and reasonable 
set/reset voltage (4/10 V). In addition, we are able to switch at least 15 cycles on this device. We 
believe our switching event must come from GST instead of AlOx RRAM because the switching 
cycle is a unipolar behavior instead of a bipolar behavior shown in AlOx RRAM devices. Similar 
to the previous device, the device resistance (10 MΩ) is much lower than the most resistive 
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bottom CNT (~3 GΩ), suggesting that there is another junction where switching occurs with a 
more conductive bottom CNT (possibly metallic CNT) that’s not connected between electrodes. 
Therefore, it is important to fabricate devices with metallic-metallic junction to verify whether 
the device performance we observed is valid or not. 
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Figure 6.8. (a) Set process of a GST PCM with CNT crossbar electrodes. (b) The ON/OFF ratio 
of the PCM device measured at top electrode voltage = 2 V. 
 
In order to obtain metallic-metallic junction, we have used high density CNT transfer 
method mentioned in chapter 2. Unfortunately, we are not able to reproduce results obtained 
from the CNT crossbar PCM device with self-aligned GST NW. To be more specific, most of the 
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devices can’t reset back to HRS. This is probably caused by the so-called crystalline “halo”25 that 
can form around the bit region after switching, which makes a non-reversible conduction 
pathway between the top and the bottom CNTs. To solve this problem, it is necessary to form as 
narrow of GST NW as possible (less than 50 nm). Simulations in Ref. 23 suggest that narrower 
nanotrench could be achieved with thinner PMMA, lower background temperature, or use of 
pulsed heating. Particularly, minimum nanotrench width is limited by the PMMA thickness, 
which is limited by the possibility of achieving successful lift-off to form NW. Therefore, there 
is a lower limit of 20-30 nm in nanotrench width if it is necessary to form NW pattern with lift-
off process.  
However, it is extremely difficult to form narrow nanotrench using the existing method of 
50 nm PMMA coating with ~6 µm channel length of our current device design. In order to form 
a narrow trench with PMMA, heat loss to the substrate needs to be minimized. However, for 6 
µm length, individual CNTs do not have sufficient power density to sublime 50 nm PMMA 
without background heating since too much heat is lost to the substrate. Thinner PMMA may not 
be an option since it is extremely difficult to lift-off GST with PMMA thickness less than 50 nm. 
Therefore, we might need to explore shorter channel length device or an alternative polymer or 
organic coating that does not require as high of a power density to sublime. 
6.4 Conclusions 
 
In conclusion, a CNT crossbar GST PCM is demonstrated, and remarkably low set/reset 
current and large ON/OFF ratio are obtained with this device geometry. To fabricate 
reproducible GST device, it may be necessary to form metallic-metallic junction with extremely 
narrow GST NW, where we can ultimately scale up to high density, low power memory cells. To 
fabricate such devices, combination of thinner PMMA, lower background heating, and pulse 
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heating could be used to form minimum nanotrench width of 20-30 nm while successful lift-off 
could still be achieved. In addition, shorter channel length device or an alternative polymer or 
organic coating that does not require as high of a power density to sublime could also be 
considered. 
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CHAPTER 7 
 
CONCLUSIONS 
 
7.1 Summary 
 As the demand for high performance computer increases, it is important to develop 
smaller, faster, denser, and lower power next generation non-volatile memories. The two-
terminal memories such as RRAMs and PCMs are considered as two of the best replacements 
due to their excellent performances.1,2 However, most of the demonstrated RRAMs and PCMs 
utilize metal electrodes, where the size of the electrodes is limited by the lithographic resolution. 
The size of the electrodes determines the active switching area size. Therefore, it is important to 
find a new electrode material in order to achieve higher memory density, and CNTs have the 
exceptional electrical and thermal properties along with their nanometer dimensions. In addition, 
vertical cross-point CNT electrodes have the advantages of extremely small bit sizes and precise 
control of the switching materials thickness. 
In this dissertation, we first examined CNT electrical and thermal properties by 
fabricating single metallic and semiconducting CNT devices (chapter 2 and 3). In chapter 2, we 
improved control over the number of CNT connections by optimizing the size of the isolation 
width with the average CNT density of ~0.5 tube/µm. In order to obtain higher number of 
individually contacted CNTs, we chose 2 µm isolation patterns. Further improvements were 
achieved for fabricating single metallic CNT devices using a newly developed method. Utilizing 
wider isolation patterns, we were able to obtain more metallic-like and functional multiple-
connection devices. These multiple-connection devices were used to form nanotreches via Joule 
heating. By creating nanotrench in PMMA3 and depositing Cu mask, we were able to keep the 
most conductive single metallic CNT in the channel. Other methods such as electrical breakdown 
 100 
can also reduce the number of CNTs in the channel down to one. However, this approach has the 
drawback of selecting the least conductive CNT. The ability to obtain higher yield of 
individually contacted metallic CNTs will facilitate electrical and thermal studies which in turn 
will allow for optimization of CNT electrodes.  
In Chapter 3, we performed simultaneous electrical and Raman measurements to obtain 
temperature profiles of the semiconducting CNTs on two different substrates, a-SiO2 and single 
crystal quartz. Although temperature profile didn’t show any differences in heat dissipation into 
the two substrates, we observed unexpected temperature spikes in the temperature profiles on 
both substrates. Localized substrate charging may be responsible, leading to large local electric 
fields which create local hot spots. These hot spots may be accountable for the similarities 
observed on both substrates. Preliminary results indicated that similar local hot spots may also be 
present in metallic CNTs but further studies are needed. With the understanding of the CNT 
electrical and thermal properties, we explored the idea of using CNT as the electrode material by 
fabricating CNT-crossbar RRAM devices (chapter 4).  
In chapter 4, we developed AlOx RRAM devices with metallic-metallic, metallic-
semiconducting, and semiconducting-semiconducting junctions. With metallic-metallic RRAM 
devices, we demonstrated programming current as low as 1 nA and ON/OFF ratio up to 5×105. 
Surprisingly, the semiconducting-semiconducting RRAM devices also exhibited switching 
behavior with low reset currents, but the ON/OFF ratio is typically smaller, limited by the 
semiconducting CNT resistance. Analysis of ON state and OFF state of different RRAM devices 
revealed that the HRS of these RRAMs is determined by the resistance of the thin AlOx in its 
OFF state, whereas the LRS is dictated by the resistance of the highest resistance CNT electrode, 
until what appears to be the resistance of a single conducting filament is reached (~10 MΩ for 
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5.5 nm AlOx). These observations suggest that we can optimize the performance of our RRAM 
devices by changing the doping level of the semiconducting CNTs, thus changing the resistances. 
Therefore, we examined how different oxides (switching materials) affect the doping level in the 
semiconducting CNTs (chapter 5).  
In Chapter 5, semiconducting CNTs’ doping levels were altered by depositing three 
different oxides: AlOx, TiOx and SnOx. With the favorable Fermi level position offset between 
the CNTs and the SnOx, we were able to achieve more p-doped semiconducting CNTs upon 
SnOx deposition, leading to higher electrical conductivity suitable for memory electrodes. In 
addition, oxide deposition on the CNTs opens up the possibility that the oxide deposited can 
simultaneously be the active switching element and the “dopant” for RRAM devices. Finally, we 
explored the use of CNT crossbar electrodes for PCMs (Chapter 6). 
In chapter 6, we measured CNT crossbar PCM devices with possible metallic-metallic 
junction, and the device showed remarkably low set/reset current less than 1 µA and large 
ON/OFF ratio close to 10000. However, we were unable to obtain reproducible results where 
PCM devices show multiple switching cycles due to the difficulty of resetting devices. We 
believe that crystalline halo4 was created during reset with our device geometry which makes a 
non-reversible conduction pathway between the top and the bottom CNTs. One possible 
approach to circumvent this problem is to introduce an extremely thin GST nanowire prior to 
fabricating the crossbar. With the extremely small GST area at the CNT-CNT cross-points, we 
can expect the whole GST area being amorphous after reset, thus eliminating the crystalline halo.  
7.2 Recommendations for Future Work 
With the electrical and thermal properties we gathered from the studies on individually 
contacted CNTs, we were able to fabricate high performance CNT crossbar RRAMs and PCMs. 
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Furthermore, the knowledge of fabricating single metallic CNT connections and manipulating 
doping levels in semiconducting CNTs enables a variety of future research directions. 
The first experiment involves measuring temperature profiles of the metallic CNTs. 
Additional data on a large number of individual metallic CNTs and verification of whether or not 
the temperature (T) spike is real in metallic CNTs will be important. If we consistently see the T 
spike in m-CNTs, we need to compare the magnitude of those spikes with the T spikes observed 
in s-CNTs. If T spikes in m-CNTs are consistently smaller than those in s-CNTs, it supports the 
fact that m-CNTs are less sensitive to field change. On the other hand, if we don’t observe T 
spike in m-CNTs, we need to determine whether or not m-CNTs breakdown with small gap at 
random spots, which would be expected if the temperature profile of the m-CNTs is uniform 
along the length of the tube. In addition, if we can control the position and the magnitude of the 
T spikes, we may be able to form nanogaps with desired sizes and locations along the length of 
the CNTs. Precisely controlling the size and the location of the nanogap will be important for 
achieving high performance CNT electrodes.5  
The second experiment involves using SnOx as switching material for RRAM device. 
With ~2/3 of as grown CNT being semiconducting,6 it is important to make semiconducting 
CNT more conductive in order to have high performance memory devices. Since SnOx can make 
more p-doped semiconducting CNT, we will be able to obtain higher ON/OFF ratio RRAM 
devices. However, before fabricating CNT crossbar RRAM device with SnOx as switching 
material, it is important that we are capable of depositing smooth and pin-hole free SnOx films 
and transfer CNTs on top of them.  
The third experiment involves fabricating CNT crossbar PCM devices with extremely 
thin GST nanowire surrounding one of the CNTs within the crossbar. This will reduce the effect 
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of the crystalline halo causing conduction between the top and the bottom CNT. To create thin 
nanowire surrounding a CNT, one approach is to create a thin nanotrench via Joule heating to 
sublime PMMA, sputtering GST, then lifting the PMMA layer.3 However, this is extremely 
difficult using the existing method of PMMA coating with ~6 µm channel length. In order to 
form narrow trench with PMMA, heat loss to the substrate needs to be minimized. For 6 µm 
length, individual CNTs do not have sufficient power density to sublime PMMA without 
background heating since too much heat is lost to the substrate. Therefore, we might need to 
explore shorter channel length device or an alternative polymer or organic coating that does not 
require as high of a power density to sublime. 
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APPENDIX A 
 
ENVIRONMENTAL-INDUCED EFFECTS ON RAMAN SPECTRA CHANGES IN N-
LAYER GRAPHENE 
 
A.1 Introduction 
 Graphene has been suggested as a candidate for future electronic material due to its 
extremely high mobility.1,2 Similar to carbon nanotube, graphene exhibits significant change in 
electrical3-7 and optical8 characteristics due to doping change. Raman spectroscopy is often used 
to characterize doping level changes in graphene because G-band and 2D-band frequencies and 
linewidths of graphene are very sensitive to the Fermi-level shift.9 ,10  The ability to control 
doping level in graphene is crucial for making high performance graphene electronics since 
highly doped graphene is more conductive.  
A.2 Doping Change for Different Number of Layers in Graphene 
 In this work, we examine Raman G-band and 2D-band shifts under different 
environmental conditions for different number of layers of graphene. Graphene samples were 
made via mechanical exfoliation of highly-oriented pyrolytic graphite (HOPG) on SiO2/Si 
substrates with 300 nm thick oxide.11,12 Scotch tape was used to peel graphitic layers off the 
HOPG source.13 The tape was then pressed firmly onto the substrate and peeled off quickly, 
leaving behind a different number of layers of graphene on the substrate. 300 nm SiO2 was 
chosen for graphene exfoliation because it allowed graphene to be clearly seen with an optical 
microscope due to high reflection at the air/graphene/SiO2 interface,
14,15 as shown in Figure A.1. 
Raman spectra were acquired with a 633 nm laser and a 100x long working distant objective 
providing a spot size of ~1 µm. The laser power is ~1 mW. To identify number of layers in 
graphene, 2D-band Raman spectra and optical images were used following Ref. 16. For NH3 
doping, in situ Raman spectra were collected in a heating stage with 20 cm3/min NH3 flow in the 
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chamber. For annealing step, graphene samples were heated to 400 °C with the flow of 500 
standard cubic centimeters per minute (sccm) each of Ar and H2 for 1 hour. After annealing, 
samples were cooled to room temperature and exposed in air for 1 hour before Raman 
measurements. For polyethylenimine (PEI) doping,17 a high molecular weight PEI (M. W. ~ 
25000 daltons, Aldrich) was spin coated at 1000 rpm for 60 seconds. 
 
Figure A.1. Optical image of an exfoliated graphene on 300 nm SiO2/Si substrate.  
 Figure A.2 shows doping change with NH3 exposure for single-layer (Figure A.2a), 
bilayer (Figure A.2b) and multi-layer (Figure A.2c) graphene, where NH3 leads to n-doping in 
graphene samples.5,7 Doping change is evidenced by frequency upshift and linedwidth narrowing 
of both G- and 2D-bands.9,10 However, as the number of layers of graphene increases, the 
changes in Raman spectra becomes less distinct with NH3 exposure, indicating that the doping 
density is larger on the surface layers than on the interior layers.18 
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Figure A.2. G- and 2D-band behavior of (a) single-layer (b) bilayer, and (c) multi-layer 
graphene as prepared and after NH3 exposure. Lorentzian fits are in red and green within the 
actual data. Peak positions, ω, and full width at half-max, Γ, are indicated. The Raman spectra 
are vertically offset for clarity. 
  
 To examine the doping effect further, we anneal the graphene samples in Ar/H2 flow and expose 
to air to obtain p-doped graphene,19,20 and spin coat PEI to get highly n-doped graphene.17 
Results are shown in Figure A.3 with G-band frequency upshift for both p and n doping. 
Different from NH3 doping, there are no significant changes in the Raman frequency and 
linewidth from bilayer to multi-layer graphene. However, G-band spectra for both bilayer and 
multi-layer graphene show peak splitting, possibly due to large doping density differences 
between that surface layers and the interior layers. This inhomogeneous doping of the top and 
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bottom layers causes inversion symmetry breaking and potential difference between the surface 
and the interior layers, making the antisymmetric mode active in the Raman spectra.18,21 
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Figure A.3. G- and 2D-band behavior of (a) single-layer (b) bilayer, and (c) multi-layer 
graphene as prepared, after Ar/H2 annealing, and after PEI coating. Lorentzian fits are in red and 
green within the actual data. Peak positions, ω, and full width at half-max, Γ, are indicated. The 
Raman spectra are vertically offset for clarity. 
 
A.3 Distribution of Raman Characteristics of Mechanically Exfoliated Graphene 
 Our graphene doping results are consistent with data shown in Ref. 18. Nevertheless, 
when we compare our G-band and 2D-band frequencies and linewidths to values that have been 
published,22,23 we notice that some of our exfoliated graphene samples show large 2D-band 
linewidthes (> 35 cm-1), which are frequently observed when strain24-26 or defects27 are present. 
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However, there are no D-band peaks detected in any of our exfoliated samples. Therefore, we 
investigate our exfoliation methods for any evidences of strain-induced broadening. We separate 
our methods into four processing conditions: fresh cleaved before isopropanol alcohol (IPA) 
rinse, fresh cleaved after IPA, old cleaved before IPA, and old cleaved after IPA. The HOPG was 
cleaved using Scotch tape.13 If the newly exposed HOPG surface was immediately exfoliated 
onto SiO2, then the sample is called “fresh cleaved”. If the newly exposed surface was exposed 
to air for at least one day before exfoliating to a substrate, the sample is called “old cleaved”. 
Both Raman G-band and 2D-band spectra were collected and compared for all four conditions. 
 Figure A.4 plots G-band linewidth (part a), 2D-band frequency (part b), and 2D-band 
linewidth (part c) against G-band frequency for comparison between fresh cleaved and old 
cleaved before IPA rinse. The old cleaved samples show more scattering in G- and 2D-band 
linewidths, possibly due to inhomogeneous adsorption of contaminants on the HOPG surface 
before exfoliation. In addition, most 2D linewidths are smaller than 35 cm-1 for both fresh and 
old cleaved samples.  
 110 
1580 1584 1588 1592 1596
4
6
8
10
12
14
 Before IPA old cleaved
 Before IPA fresh cleaved
 
 
 
 
ω
G
 (cm
-1
)
Γ
G
 (
c
m
-1
)
1580 1584 1588 1592 1596
2610
2620
2630
2640
2650  Before IPA old cleaved
 Before IPA fresh cleaved
 
 
 
 
ω
2
D
 (
c
m
-1
)
ω
G
 (cm
-1
)
1580 1584 1588 1592 1596
25
30
35
40
45
50
 Before IPA old cleaved
 Before IPA fresh cleaved
 
 
 
 
Γ
2
D
 (
c
m
-1
)
ω
G
 (cm
-1
)
a b
c
 
Figure A.4. (a) and (c) G-band and 2D-band full width at half-max values (ΓG, Γ2D) and (b) 2D-
band frequencies (ω2D) as function of G-band frequencies (ωG) for old (black squares) and fresh 
(red circles) cleaved graphene samples before IPA rinse. 
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Figure A.5. (a) and (c) G-band and 2D-band full width at half-max values (ΓG, Γ2D) and (b) 2D-
band frequencies (ω2D) as function of G-band frequencies (ωG) for old (black squares) and fresh 
(red circles) cleaved graphene samples after IPA rinse. 
 
Figure A.5 plots all three Raman features mentioned previously for both fresh and old cleaved 
after IPA rinse. The most noticeable aspect is that majority of 2D linewidths are greater than 35 
cm-1 for most of the fresh cleaved samples after IPA exposure while the 2D linewidths for old 
cleaved samples after IPA exposure scatter from 24 cm-1 to 44 cm-1 with more data points below 
35 cm-1. In addition, the overall data distribution shows, on average, a blue shift in frequency and 
an increase in linewidth of the G-band for fresh cleaved samples after IPA exposure. All changes 
observed in the fresh cleaved samples after IPA rinse are possibly due to cleaner surface on 
HOPG before exfoliation, leading to a more intimate contact between the graphene and the SiO2 
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substrate. Similar changes have also been observed for graphene after thermal treatment in Ref. 
19, 20, and our thermal annealing data (Figure A.6). The thermal annealing samples follow same 
data scattering regardless of fresh or old cleaved graphene samples. 
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Figure A.6. (a) and (c) G-band and 2D-band full width at half-max values (ΓG, Γ2D) and (b) 2D-
band frequencies (ω2D) as function of G-band frequencies (ωG) for old (black squares) and fresh 
(red circles) cleaved graphene samples on SiO2 substrate. The blue opened triangles correspond 
to graphene samples after 400 °C thermal annealing with the flow of 500 sccm each of Ar and H2 
for 1 hour. All three samples are rinsed with IPA before Raman measurements. 
 
On the other hand, the 2D linewidth scattering in old cleaved samples after IPA rinse can be 
understood as inhomogeneous adsorption of contaminants on the HOPG surface, where 
contaminants become barriers for close contact between the graphene and the substrate. To 
verify this hypothesis, we spin coat polymethyl methacrylate (PMMA, 495 A2 from MicroChem) 
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at 2000 rpm for 30 seconds on SiO2 substrate and exfoliate fresh cleaved graphene on the PMMA 
followed by IPA rinse. The PMMA acts as contaminants preventing the intimate contact between 
the graphene and the SiO2 substrate. Results are shown in Figure A.7, and we observe that 
graphene on PMMA has similar trends to old cleaved samples after IPA exposure, confirming 
our hypothesis.  
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Figure A.7. (a) and (c) G-band and 2D-band full width at half-max values (ΓG, Γ2D) and (b) 2D-
band frequencies (ω2D) as function of G-band frequencies (ωG) for old (black open squares) and 
fresh (red open circles) cleaved graphene samples on SiO2 substrate. The blue filled triangles 
correspond to fresh cleaved graphene samples on PMMA. All three samples are rinsed with IPA 
before Raman measurements. 
 
However, we should observe same changes in frequency and linewidth even for fresh cleaved 
samples before IPA exposure if close contact between the graphene and the substrate is indeed 
 114 
the reason. Figure A.8 and Figure A.9 compare graphene before and after IPA rinse for both 
fresh cleaved and old cleaved samples. We notice distinct differences in all three Raman features 
for fresh cleaved samples before and after IPA rinse, but no obvious differences are observed for 
old cleaved samples before and after IPA exposure.  
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Figure A.8. (a) and (c) G-band and 2D-band full width at half-max values (ΓG, Γ2D) and (b) 2D-
band frequencies (ω2D) as function of G-band frequencies (ωG) for fresh cleaved graphene 
samples before (black squares) and after (red circles) IPA rinse. 
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Figure A.9. (a) and (c) G-band and 2D-band full width at half-max values (ΓG, Γ2D) and (b) 2D-
band frequencies (ω2D) as function of G-band frequencies (ωG) for old cleaved graphene samples 
before (black squares) and after (red circles) IPA rinse. 
 
In addition, linewidth broadening from exfoliation-induced strain can be ruled out because 
broadening is only observed after IPA rinse. Futhermore, formation of carbon nanoscroll (CNS) 
using IPA has been demonstrated28 and provided the possible explanations for all 2D linewidth 
changes observed in different exfoliation methods. For fresh cleaved samples, the graphene sheet 
is partially rolled up due to the formation of the surface strain after IPA rinse. The contaminants 
in old cleaved samples prevent graphene sheet from rolling up even after IPA rinse. The surface 
strain observed in the rolled up graphene is the compressive strain, leading to increasing in G-
/2D-band frequencies and broadening of G-/2D-band linewidths.26 
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Besides thermal annealing and IPA exposure, we also examine how device fabrication 
processes affect graphene interaction with the surrounding, which are important for making 
graphene transistors. When we fabricate graphene transistors, graphene samples must be 
annealed at 400 °C with the flow of 500 sccm each of Ar and H2 for 1 hour before subsequent 
lithography processes in order to increase device durability. Comparing Raman spectra after 
thermal annealing and device fabrication, we observe downshift in G-band frequencies and 
decrease in 2D-band linewidths, as shown in Figure A.10 These changes in Raman spectra may 
be due to desorption of O2 species (reduced doping levels) and contamination from residual 
photoresist (reduced coupling with the substrate) after photolithography processes. 
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Figure A.10. (a) and (c) G-band and 2D-band full width at half-max values (ΓG, Γ2D) and (b) 2D-
band frequencies (ω2D) as function of G-band frequencies (ωG) for old (black squares) and fresh 
(red circles) cleaved graphene samples on SiO2 substrate. The blue opened triangles correspond 
to graphene samples after 400 °C thermal annealing with the flow of 500 sccm each of Ar and H2 
for 1 hour. All three samples are rinsed with IPA before Raman measurements. 
 
We perform gate dependent Raman measurements using lithographically fabricated 
graphene transistor with PEI top-gate. Graphene transistors were fabricated from mechanically 
exfoliated graphene. Graphene must be annealed at 400 °C with the flow of 500 sccm each of Ar 
and H2 for 1 hour before metal contact deposition. Lithographically patterned metal pads (5 nm 
Ti and 35 nm Au, deposition rate of 0.5 Å/s and 1 Å/s respectively) were deposited to define 4 
µm long graphene. PEI top-gate solution was prepared by mixing 30 weight percent (wt%) of 
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PEI and Lithium perchlorate trihydrate (LiClO4, Sigma-Aldrich) in methanol, where PEI:LiClO4 
is 4:1 wt%. The solution was then spin-coated onto the substrate with 1000 rpm for 1 minute.  
Figure A.11 shows Raman spectra changes after different processing steps for both fresh 
and old cleaved graphene samples. Both samples become highly p-doped after thermal annealing, 
less p-doped after device fabrication, and more n-doped (or even less p-doped) after PEI coating.  
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Figure A.11. G- and 2D-band behavior of single-layer graphene as prepared, after Ar/H2 
annealing, after device fabrication, and after PEI coating for (a) fresh cleaved and (b) old cleaved 
graphene samples. Lorentzian fits are in red within the actual data. Peak positions, ω, and full 
width at half-max, Γ, are indicated. The Raman spectra are vertically offset for clarity. 
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Using graphene transistor, we measure Raman G- and 2D-band frequencies and linewidths as 
function of top-gate voltage. Results are shown in Figure A.12, and they are similar to Ref. 9.  
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Figure A.12. (a) and (c) G-band and 2D-band frequencies (ωG, ω2D) and (b) and (d) G-band and 
2D-band full width at half-max values (ΓG, Γ2D) as function of PEI top-gate voltage (Vg, Vd = 25 
mV) for lithographically fabricated device. 
 
Since device fabrication via photolithography reduces the 2D-band linewidth, it may be 
interesting to examine how large 2D-band linewidth influences the Raman spectra behaviors as a 
function of top-gate voltages. Therefore, we fabricate our graphene device using a shadow mask 
for metal contact deposition in order to prevent doping change and contamination from 
photolithography processes and monitor the Raman spectra changes. Results are shown in 
Figure A.13. Although G-and 2D-band linewidths of the shadow mask fabricated device are 
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larger than the lithographically fabricated device, the Raman spectra behaviors as function of 
top-gate voltages are similar for both cases. 
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Figure A.13. (a) and (c) G-band and 2D-band frequencies (ωG, ω2D) and (b) and (d) G-band and 
2D-band full width at half-max values (ΓG, Γ2D) as function of PEI top-gate voltage (Vg, Vd = 25 
mV) for shadow mask fabricated device. 
 
A.4 Conclusions 
 In summary, we use Raman spectroscopy to study graphene doping changes after NH3 
exposure, thermal annealing, and PEI coating for different number of layers of graphene. For 
multi-layer graphene, the doping density is larger on the surface layers than on the interior layers 
after NH3 and PEI coating. With PEI coating, both bilayer and multi-layer graphene G-band 
spectra show peak splitting, possibly due to large doping density differences between the surface 
layers and the interior layers. This inhomogeneous doping of the top and bottom layers causes 
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inversion symmetry breaking and potential difference between the surface and the interior layers, 
making the antisymmetric mode Raman active. In addition, the large 2D linewidth observed in 
the fresh cleaved graphene samples after IPA rinse may be due to the surface compressive strain 
induced from the partially rolled up CNS while the contaminants in the old cleaved graphene 
samples prevent the CNS formation after IPA rinse. Furthermore, both fresh and old cleaved 
graphene samples become highly p-doped after thermal annealing, less p-doped after device 
fabrication, and more n-doped (or even less p-doped) after PEI coating. Our results provide a 
better understanding of how graphene properties change under different processing conditions, 
which would be valuable for making better performance graphene electronics. 
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APPENDIX B 
ELECTROCHEMICAL DEPOSITION OF CdSe NANOCRYSTALS ON CARBON 
NANOTUBES 
 
B.1 Procedures 
(1) Fabricate CNT devices by ebeam evaporating Al finger electrodes. 
(2) Prepare CdSe solutions by mixing 923 mg of CdSO4•8H2O, 4 mg of SeO2, 163 µl of H2SO4, 
and 12 ml of H2O.  
(3) Make an opening with the size of the deposition area through a piece of polydimethylsiloxane 
(PDMS) and put it on top of the CNT device.  
(4) Fill the opening with CdSe solution. Put 3.5 M Ag/AgCl reference electrode along with Pt 
counter electrode in the solution while probing the Al pad of the CNT device with working 
electrode. 
(5) Set the initial potential values: E0 = -0.631 V, E1 = -0.431 V, and E2 = -0.831 V. 
(6) Deposit CdSe on CNTs with 40 mV step, 4 step time, 10 V/s for 50 cycles. 
(7) Device can be subsequently annealed at 450 °C under 150 sccm Ar for 1 hour to have better 
CdSe crystallinity.  
a b
 
 
Figure B.1. Optical images of the electrochemical deposition of CdSe nanocrystals on (a) 
random CNT networks and (b) aligned CNTs using cyclic voltammetry. 
 
